measuredavtt4.com
avtt4.com 时间:2021-03-19 阅读:()
DS90LV804www.
ti.
comSNLS195L–SEPTEMBER2005–REVISEDAPRIL2013DS90LV8044-Channel800MbpsLVDSBuffer/RepeaterCheckforSamples:DS90LV804Inordertomaximizesignalintegrity,theDS90LV8041FEATURESfeaturesbothaninternalinputandoutput(source)23800MbpsDataRateperChannelterminationtoeliminatetheseextracomponentsfromLowOutputSkewandJittertheboard,andtoalsoplacetheterminationsascloseaspossibletoreceiverinputsanddriveroutput.
ThisLVDS/CML/LVPECLCompatibleInput,LVDSisespeciallysignificantwhendrivinglongercables.
OutputTheDS90LV804,availableintheWQFN(LeadlessOn-Chip100InputandOutputTerminationLeadframePackage)package,minimizesthe12kVESDProtectiononLVDSOutputsfootprint,andimprovessystemperformance.
Single3.
3VSupplyAnoutputenablepinisprovided,whichallowstheVeryLowPowerConsumptionusertoplacetheLVDSoutputsandinternalbiasingIndustrial-40to+85°CTemperatureRangegeneratorsinaTRI-STATE,lowpowermode.
SmallWQFNPackageFootprintThedifferentialinputsinterfacetoLVDS,andBusLVDSsignalssuchasthoseonTI's10-,16-,and18-DESCRIPTIONbitBusLVDSSerDes,aswellasCMLandLVPECL.
TheDS90LV804isafourchannel800MbpsLVDSThedifferentialinputsareinternallyterminatedwithabuffer/repeater.
Inmanylargesystems,signalsare100resistortoimproveperformanceandminimizedistributedacrosscablesandsignalintegrityishighlyboardspace.
Thisfunctionisespeciallyusefulfordependentonthedatarate,cabletype,length,andboostingsignalsoverlossycablesorpoint-to-pointtheterminationscheme.
backplaneconfigurations.
BlockandConnectionDiagramsFigure1.
DS90LV804BlockDiagram1Pleasebeawarethatanimportantnoticeconcerningavailability,standardwarranty,anduseincriticalapplicationsofTexasInstrumentssemiconductorproductsanddisclaimerstheretoappearsattheendofthisdatasheet.
2TRI-STATEisaregisteredtrademarkofNationalSemiconductorCorporation.
3Allothertrademarksarethepropertyoftheirrespectiveowners.
PRODUCTIONDATAinformationiscurrentasofpublicationdate.
Copyright2005–2013,TexasInstrumentsIncorporatedProductsconformtospecificationsperthetermsoftheTexasInstrumentsstandardwarranty.
Productionprocessingdoesnotnecessarilyincludetestingofallparameters.
DS90LV804SNLS195L–SEPTEMBER2005–REVISEDAPRIL2013www.
ti.
comDS90LV804WQFNPinout(TopView)Thesedeviceshavelimitedbuilt-inESDprotection.
TheleadsshouldbeshortedtogetherorthedeviceplacedinconductivefoamduringstorageorhandlingtopreventelectrostaticdamagetotheMOSgates.
AbsoluteMaximumRatings(1)SupplyVoltage(VDD)0.
3Vto+4.
0VCMOSInputVoltage(EN)0.
3Vto(VDD+0.
3V)LVDSInputVoltage(2)0.
3Vto(VDD+0.
3V)LVDSOutputVoltage0.
3Vto(VDD+0.
3V)LVDSOutputShortCircuitCurrent+90mAJunctionTemperature+150°CStorageTemperature65°Cto+150°CLeadTemperature(Solder,4sec)260°CMaxPkgPowerCapacity@25°C4.
16WθJA29.
5°C/WThermalResistanceθJC3.
5°C/WPackageDeratingabove+25°C33.
3mW/°CHBM,1.
5k,100pF12kVESDLastPassingVoltage(LVDSoutputpins)EIAJ,0,200pF250VChargedDeviceModel1000VHBM,1.
5k,100pF8kVESDLastPassingVoltage(Allotherpins)EIAJ,0,200pF250VChargedDeviceModel1000V(1)Absolutemaximumratingsarethosevaluesbeyondwhichdamagetothedevicemayoccur.
Thedatabookspecificationsshouldbemet,withoutexception,toensurethatthesystemdesignisreliableoveritspowersupply,temperature,andoutput/inputloadingvariables.
TIdoesnotrecommendoperationofproductsoutsideofrecommendedoperationconditions.
(2)VIDmax<2.
4V2SubmitDocumentationFeedbackCopyright2005–2013,TexasInstrumentsIncorporatedProductFolderLinks:DS90LV804DS90LV804www.
ti.
comSNLS195L–SEPTEMBER2005–REVISEDAPRIL2013RecommendedOperatingConditionsSupplyVoltage(VCC)3.
15Vto3.
45VInputVoltage(VI)(1)0VtoVDDOutputVoltage(VO)0VtoVDDOperatingTemperature(TA)Industrial40°Cto+85°C(1)VIDmax<2.
4VElectricalCharacteristicsOverrecommendedoperatingsupplyandtemperaturerangesunlessotherspecified.
SymbolParameterConditionsMinTyp(1)MaxUnitsLVTTLDCSPECIFICATIONS(EN)VIHHighLevelInputVoltage2.
0VDDVVILLowLevelInputVoltageGND0.
8VIIHHighLevelInputCurrentVIN=VDD=VDDMAX10+10AIILLowLevelInputCurrentVIN=VSS,VDD=VDDMAX10+10ACIN1InputCapacitanceAnyDigitalInputPintoVSS3.
5pFVCLInputClampVoltageICL=18mA1.
50.
8VLVDSINPUTDCSPECIFICATIONS(INn±)VTHVCM=0.
8Vto3.
4V,DifferentialInputHighThreshold(2)0100mVVDD=3.
45VVTLVCM=0.
8Vto3.
4V,DifferentialInputLowThreshold(2)1000mVVDD=3.
45VVIDDifferentialInputVoltageVCM=0.
8Vto3.
4V,VDD=3.
45V1002400mVVCMRCommonModeVoltageRangeVID=150mV,VDD=3.
45V0.
053.
40VCIN2InputCapacitanceIN+orINtoVSS3.
5pFIINVIN=3.
45V,VDD=VDDMAX10+10AInputCurrentVIN=0V,VDD=VDDMAX10+10ALVDSOUTPUTDCSPECIFICATIONS(OUTn±)VODDifferentialOutputVoltage(2)250500600mVΔVODChangeinVODbetween3535mVComplementaryStatesRL=100externalresistorbetweenOUT+andOUTVOSOffsetVoltage(3)1.
051.
181.
475VΔVOSChangeinVOSbetween3535mVComplementaryStatesIOSOutputShortCircuitCurrentOUT+orOUTShorttoGND6090mACOUT2OutputCapacitanceOUT+orOUTtoGNDwhenTRI-STATE5.
5pFSUPPLYCURRENT(Static)ICCAllinputsandoutputsenabledandactive,TotalSupplyCurrentterminatedwithexternaldifferentialloadof100117140mAbetweenOUT+andOUT-.
ICCZTRI-STATESupplyCurrentEN=0V2.
76mA(1)TypicalparametersaremeasuredatVDD=3.
3V,TA=25°C.
Theyareforreferencepurposes,andarenotproduction-tested.
(2)DifferentialoutputvoltageVODisdefinedasABS(OUT+–OUT).
DifferentialinputvoltageVIDisdefinedasABS(IN+–IN).
(3)OutputoffsetvoltageVOSisdefinedastheaverageoftheLVDSsingle-endedoutputvoltagesatlogichighandlogiclowstates.
Copyright2005–2013,TexasInstrumentsIncorporatedSubmitDocumentationFeedback3ProductFolderLinks:DS90LV804DS90LV804SNLS195L–SEPTEMBER2005–REVISEDAPRIL2013www.
ti.
comElectricalCharacteristics(continued)Overrecommendedoperatingsupplyandtemperaturerangesunlessotherspecified.
SymbolParameterConditionsMinTyp(1)MaxUnitsSWITCHINGCHARACTERISTICS—LVDSOUTPUTStLHTDifferentialLowtoHighTransition210300psTimeUseanalternating1and0patternat200Mbps,measurebetween20%and80%ofVOD(4)tHLTDifferentialHightoLowTransition210300psTimetPLHDDifferentialLowtoHigh2.
03.
2nsPropagationDelayUseanalternating1and0patternat200Mbps,measureat50%VODbetweeninputtooutput.
tPHLDDifferentialHightoLow2.
03.
2nsPropagationDelaytSKD1PulseSkew|tPLHD–tPHLD|(4)2580pstSKCCDifferenceinpropagationdelay(tPLHDortPHLD)OutputChanneltoChannelSkew50125psamongalloutputchannels(4)tSKPParttoPartSkewCommonedge,partsatsametempandVCC(4)1.
1nstJITRJ-Alternating1and0at400MHz(6)1.
11.
5psrmsJitter(5)DJ-K28.
5Pattern,800Mbps(7)1535psp-pTJ-PRBS223-1Pattern,800Mbps(8)3055psp-ptONTimefromENtoOUT±changefromTRI-STATEtoLVDSOutputEnableTime300nsactive.
tOFFTimefromENtoOUT±changefromactivetoTRI-LVDSOutputDisableTime12nsSTATE.
(4)Notproductiontested.
Ensuredbystatisticalanalysisonasamplebasisatthetimeofcharacterization.
(5)Jitterisnotproductiontested,butensuredthroughcharacterizationonasamplebasis.
(6)RandomJitter,orRJ,ismeasuredRMSwithahistogramincluding1500histogramwindowhits.
Theinputvoltage=VID=500mV,50%dutycycleat400MHz,tr=tf=50ps(20%to80%).
(7)DeterministicJitter,orDJ,ismeasuredtoahistogrammeanwithasamplesizeof350hits.
Theinputvoltage=VID=500mV,K28.
5patternat800Mbps,tr=tf=50ps(20%to80%).
TheK28.
5patternisrepeatingbitstreamsof(00111110101100000101).
(8)TotalJitter,orTJ,ismeasuredpeaktopeakwithahistogramincluding3500windowhits.
StimulusandfixtureJitterhasbeensubtracted.
Theinputvoltage=VID=500mV,223-1PRBSpatternat800Mbps,tr=tf=50ps(20%to80%).
TypicalApplication4SubmitDocumentationFeedbackCopyright2005–2013,TexasInstrumentsIncorporatedProductFolderLinks:DS90LV804DS90LV804www.
ti.
comSNLS195L–SEPTEMBER2005–REVISEDAPRIL2013APPLICATIONINFORMATIONINTERNALTERMINATIONSTheDS90LV804hasintegratedterminationresistorsonboththeinputandoutputs.
Theinputshavea100resistoracrossthedifferentialpair,placingthereceiverterminationascloseaspossibletotheinputstageofthedevice.
TheLVDSoutputsalsocontainanintegrated100ohmterminationresistor,thisresistorisusedtoreducetheeffectsofNearEndCrosstalk(NEXT)anddoesnottaketheplaceofthe100ohmterminationattheinputstothereceivingdevice.
Theintegratedterminationsimprovesignalintegrityanddecreasetheexternalcomponentcountresultinginspacesavings.
OUTPUTCHARACTERISTICSTheoutputcharacteristicsoftheDS90LV804havebeenoptimizedforpoint-to-pointbackplaneandcableapplications,andarenotintendedformultipointormultidropsignaling.
TRI-STATEMODETheENinputactivatesahardwareTRI-STATEmode.
WhentheTRI-STATEmodeisactive(EN=L),allinputandoutputbuffersandinternalbiascircuitryarepoweredoffanddisabled.
Outputsaretri-statedinTRI-STATEmode.
WhenexitingTRI-STATEmode,thereisadelayassociatedwithturningonbandgapreferencesandinput/outputbuffercircuitsasindicatedintheLVDSOutputSwitchingCharacteristicsINPUTFAILSAFEBIASINGExternalpullupandpulldownresistorsmaybeusedtoprovideenoughofanoffsettoenableaninputfailsafeunderopen-circuitconditions.
ThisconfigurationtiesthepositiveLVDSinputpintoVDDthruapullupresistorandthenegativeLVDSinputpinistiedtoGNDbyapulldownresistor.
Thepullupandpulldownresistorsshouldbeinthe5kto15krangetominimizeloadingandwaveformdistortiontothedriver.
Thecommon-modebiaspointideallyshouldbesettoapproximately1.
2V(lessthan1.
75V)tobecompatiblewiththeinternalcircuitry.
PleaserefertoapplicationnoteAN-1194"FailsafeBiasingofLVDSInterfaces"formoreinformation.
INPUTINTERFACINGTheDS90LV804acceptsdifferentialsignalsandallowsimpleACorDCcoupling.
Withawidecommonmoderange,theDS90LV804canbeDC-coupledwithallcommondifferentialdrivers(thatis,LVPECL,LVDS,CML).
Figure2,Figure3,andFigure4illustratetypicalDC-coupledinterfacetocommondifferentialdrivers.
NotethattheDS90LV804inputsareinternallyterminatedwitha100Ωresistor.
Figure2.
TypicalLVDSDriverDC-CoupledInterfacetoDS90LV804InputCopyright2005–2013,TexasInstrumentsIncorporatedSubmitDocumentationFeedback5ProductFolderLinks:DS90LV804DS90LV804SNLS195L–SEPTEMBER2005–REVISEDAPRIL2013www.
ti.
comFigure3.
TypicalCMLDriverDC-CoupledInterfacetoDS90LV804InputFigure4.
TypicalLVPECLDriverDC-CoupledInterfacetoDS90LV804InputOUTPUTINTERFACINGTheDS90LV804outputssignalsthatarecomplianttotheLVDSstandard.
TheiroutputscanbeDC-coupledtomostcommondifferentialreceivers.
Figure5illustratestypicalDC-coupledinterfacetocommondifferentialreceiversandassumesthatthereceivershavehighimpedanceinputs.
WhilemostdifferentialreceivershaveacommonmodeinputrangethatcanaccommodateLVDScompliantsignals,itisrecommendedtocheckrespectivereceiver'sdatasheetpriortoimplementingthesuggestedinterfaceimplementation.
Figure5.
TypicalDS90LV804OutputDC-CoupledInterfacetoanLVDS,CMLorLVPECLReceiver6SubmitDocumentationFeedbackCopyright2005–2013,TexasInstrumentsIncorporatedProductFolderLinks:DS90LV804DS90LV804www.
ti.
comSNLS195L–SEPTEMBER2005–REVISEDAPRIL2013PINDESCRIPTIONSPinWQFNPinI/O,TypeDescriptionNameNumberDIFFERENTIALINPUTSIN0+9I,LVDSChannel0invertingandnon-invertingdifferentialinputs.
IN010IN1+11I,LVDSChannel1invertingandnon-invertingdifferentialinputs.
IN112IN2+13I,LVDSChannel2invertingandnon-invertingdifferentialinputs.
IN214IN3+15I,LVDSChannel3invertingandnon-invertingdifferentialinputs.
IN316DIFFERENTIALOUTPUTSOUT0+32O,LVDSChannel0invertingandnon-invertingdifferentialoutputs(1)OUT031OUT1+30O,LVDSChannel1invertingandnon-invertingdifferentialoutputs(1)OUT129OUT2+28O,LVDSChannel2invertingandnon-invertingdifferentialoutputs(1)OUT227OUT3+26O,LVDSChannel3invertingandnon-invertingdifferentialoutputs(1)OUT3-25DIGITALCONTROLINTERFACEEN8I,LVTTLEnablepin.
WhenENisLOW,thedriverisdisabledandtheLVDSoutputsareinTRI-STATE.
WhenENisHIGH,thedriverisenabled.
LVCMOS/LVTTLlevelinput.
POWERVDD3,4,6,7,19,20,21,22I,PowerVDD=3.
3V,±5%GND1,2,5,17,18(2)I,PowerGroundreferenceforLVDSandCMOScircuitry.
FortheWQFNpackage,theDAPisusedastheprimaryGNDconnectiontothedevice.
TheDAPistheexposedmetalcontactatthebottomoftheWQFN-32package.
Itshouldbeconnectedtothegroundplanewithatleast4viasforoptimalACandthermalperformance.
Thepinnumberslistedshouldalsobetiedtogroundforproperbiasing.
N/C23,24NoConnect(1)TheLVDSoutputsdonotsupportamultidrop(BLVDS)environment.
TheLVDSoutputcharacteristicsoftheDS90LV804devicehavebeenoptimizedforpoint-to-pointbackplaneandcableapplications.
(2)NotethatfortheWQFNpackagetheGNDisconnectedthrutheDAPonthebacksideoftheWQFNpackageinadditiontogroundingactualpinsonthepackageaslisted.
Copyright2005–2013,TexasInstrumentsIncorporatedSubmitDocumentationFeedback7ProductFolderLinks:DS90LV804DS90LV804SNLS195L–SEPTEMBER2005–REVISEDAPRIL2013www.
ti.
comTypicalPerformanceCharacteristicsA.
DynamicpowersupplycurrentwasmeasuredwhilerunningaclockorPRBS223-1patternwithall4channelsactive.
VCC=3.
3V,TA=+25°C,VID=0.
5V,VCM=1.
2VFigure6.
PowerSupplyCurrentvsBitDataRatePACKAGINGINFORMATIONTheLeadlessLeadframePackage(WQFN)isaleadframebasedchipscalepackage(CSP)thatmayenhancechipspeed,reducethermalimpedance,andreducetheprintedcircuitboardarearequiredformounting.
ThesmallsizeandverylowprofilemakethispackageidealforhighdensityPCBsusedinsmall-scaleelectronicapplicationssuchascellularphones,pagers,andhandheldPDAs.
TheWQFNpackageisofferedinthenoPullbackconfiguration.
InthenoPullbackconfigurationthestandardsolderpadsextendandterminateattheedgeofthepackage.
Thisfeatureoffersavisiblesolderfilletafterboardmounting.
TheWQFNhasthefollowingadvantages:LowthermalresistanceReducedelectricalparasiticsImprovedboardspaceefficiencyReducedpackageheightReducedpackagemassFormoredetailsaboutWQFNpackagingtechnology,refertoapplicationsnoteAN-1187,"LeadlessLeadframePackage".
8SubmitDocumentationFeedbackCopyright2005–2013,TexasInstrumentsIncorporatedProductFolderLinks:DS90LV804DS90LV804www.
ti.
comSNLS195L–SEPTEMBER2005–REVISEDAPRIL2013REVISIONHISTORYChangesfromRevisionK(April2013)toRevisionLPageChangedlayoutofNationalDataSheettoTIformat8Copyright2005–2013,TexasInstrumentsIncorporatedSubmitDocumentationFeedback9ProductFolderLinks:DS90LV804PACKAGEOPTIONADDENDUMwww.
ti.
com11-Jan-2021Addendum-Page1PACKAGINGINFORMATIONOrderableDeviceStatus(1)PackageTypePackageDrawingPinsPackageQtyEcoPlan(2)Leadfinish/Ballmaterial(6)MSLPeakTemp(3)OpTemp(°C)DeviceMarking(4/5)SamplesDS90LV804TSQNRNDWQFNRTV321000Non-RoHS&GreenCallTICallTI-40to85804TSQDS90LV804TSQ/NOPBACTIVEWQFNRTV321000RoHS&GreenSNLevel-3-260C-168HR-40to85804TSQDS90LV804TSQX/NOPBACTIVEWQFNRTV324500RoHS&GreenSNLevel-3-260C-168HR-40to85804TSQ(1)Themarketingstatusvaluesaredefinedasfollows:ACTIVE:Productdevicerecommendedfornewdesigns.
LIFEBUY:TIhasannouncedthatthedevicewillbediscontinued,andalifetime-buyperiodisineffect.
NRND:Notrecommendedfornewdesigns.
Deviceisinproductiontosupportexistingcustomers,butTIdoesnotrecommendusingthispartinanewdesign.
PREVIEW:Devicehasbeenannouncedbutisnotinproduction.
Samplesmayormaynotbeavailable.
OBSOLETE:TIhasdiscontinuedtheproductionofthedevice.
(2)RoHS:TIdefines"RoHS"tomeansemiconductorproductsthatarecompliantwiththecurrentEURoHSrequirementsforall10RoHSsubstances,includingtherequirementthatRoHSsubstancedonotexceed0.
1%byweightinhomogeneousmaterials.
Wheredesignedtobesolderedathightemperatures,"RoHS"productsaresuitableforuseinspecifiedlead-freeprocesses.
TImayreferencethesetypesofproductsas"Pb-Free".
RoHSExempt:TIdefines"RoHSExempt"tomeanproductsthatcontainleadbutarecompliantwithEURoHSpursuanttoaspecificEURoHSexemption.
Green:TIdefines"Green"tomeanthecontentofChlorine(Cl)andBromine(Br)basedflameretardantsmeetJS709Blowhalogenrequirementsof<=1000ppmthreshold.
Antimonytrioxidebasedflameretardantsmustalsomeetthe<=1000ppmthresholdrequirement.
(3)MSL,PeakTemp.
-TheMoistureSensitivityLevelratingaccordingtotheJEDECindustrystandardclassifications,andpeaksoldertemperature.
(4)Theremaybeadditionalmarking,whichrelatestothelogo,thelottracecodeinformation,ortheenvironmentalcategoryonthedevice.
(5)MultipleDeviceMarkingswillbeinsideparentheses.
OnlyoneDeviceMarkingcontainedinparenthesesandseparatedbya"~"willappearonadevice.
IfalineisindentedthenitisacontinuationofthepreviouslineandthetwocombinedrepresenttheentireDeviceMarkingforthatdevice.
(6)Leadfinish/Ballmaterial-OrderableDevicesmayhavemultiplematerialfinishoptions.
Finishoptionsareseparatedbyaverticalruledline.
Leadfinish/Ballmaterialvaluesmaywraptotwolinesifthefinishvalueexceedsthemaximumcolumnwidth.
ImportantInformationandDisclaimer:TheinformationprovidedonthispagerepresentsTI'sknowledgeandbeliefasofthedatethatitisprovided.
TIbasesitsknowledgeandbeliefoninformationprovidedbythirdparties,andmakesnorepresentationorwarrantyastotheaccuracyofsuchinformation.
Effortsareunderwaytobetterintegrateinformationfromthirdparties.
TIhastakenandcontinuestotakereasonablestepstoproviderepresentativeandaccurateinformationbutmaynothaveconducteddestructivetestingorchemicalanalysisonincomingmaterialsandchemicals.
TIandTIsuppliersconsidercertaininformationtobeproprietary,andthusCASnumbersandotherlimitedinformationmaynotbeavailableforrelease.
PACKAGEOPTIONADDENDUMwww.
ti.
com11-Jan-2021Addendum-Page2InnoeventshallTI'sliabilityarisingoutofsuchinformationexceedthetotalpurchasepriceoftheTIpart(s)atissueinthisdocumentsoldbyTItoCustomeronanannualbasis.
TAPEANDREELINFORMATION*AlldimensionsarenominalDevicePackageTypePackageDrawingPinsSPQReelDiameter(mm)ReelWidthW1(mm)A0(mm)B0(mm)K0(mm)P1(mm)W(mm)Pin1QuadrantDS90LV804TSQWQFNRTV321000178.
012.
45.
35.
31.
38.
012.
0Q1DS90LV804TSQ/NOPBWQFNRTV321000178.
012.
45.
35.
31.
38.
012.
0Q1DS90LV804TSQX/NOPBWQFNRTV324500330.
012.
45.
35.
31.
38.
012.
0Q1PACKAGEMATERIALSINFORMATIONwww.
ti.
com29-Sep-2019PackMaterials-Page1*AlldimensionsarenominalDevicePackageTypePackageDrawingPinsSPQLength(mm)Width(mm)Height(mm)DS90LV804TSQWQFNRTV321000210.
0185.
035.
0DS90LV804TSQ/NOPBWQFNRTV321000210.
0185.
035.
0DS90LV804TSQX/NOPBWQFNRTV324500367.
0367.
035.
0PACKAGEMATERIALSINFORMATIONwww.
ti.
com29-Sep-2019PackMaterials-Page2www.
ti.
comPACKAGEOUTLINEC5.
154.
855.
154.
850.
80.
70.
050.
002X3.
528X0.
52X3.
532X0.
50.
332X0.
300.
183.
10.
1(0.
1)TYPWQFN-0.
8mmmaxheightRTV0032APLASTICQUADFLATPACK-NOLEAD4224386/B04/20190.
08C0.
1CAB0.
05NOTES:1.
Alllineardimensionsareinmillimeters.
Anydimensionsinparenthesisareforreferenceonly.
DimensioningandtolerancingperASMEY14.
5M.
2.
Thisdrawingissubjecttochangewithoutnotice.
3.
Thepackagethermalpadmustbesolderedtotheprintedcircuitboardforthermalandmechanicalperformance.
PIN1INDEXAREASEATINGPLANEPIN1IDSYMMEXPOSEDTHERMALPADSYMM189161724253233SCALE2.
500ABwww.
ti.
comEXAMPLEBOARDLAYOUT28X(0.
5)(1.
3)(1.
3)(R0.
05)TYP0.
07MAXALLAROUND0.
07MINALLAROUND32X(0.
6)32X(0.
24)(4.
8)(4.
8)(3.
1)(3.
1)(0.
2)TYPVIAWQFN-0.
8mmmaxheightRTV0032APLASTICQUADFLATPACK-NOLEAD4224386/B04/2019NOTES:(continued)4.
Thispackageisdesignedtobesolderedtoathermalpadontheboard.
Formoreinformation,seeTexasInstrumentsliteraturenumberSLUA271(www.
ti.
com/lit/slua271).
5.
Viasareoptionaldependingonapplication,refertodevicedatasheet.
Ifanyviasareimplemented,refertotheirlocationsshownonthisview.
Itisrecommendedthatviasunderpastebefilled,pluggedortented.
SYMMSYMMSEESOLDERMASKDETAILLANDPATTERNEXAMPLEEXPOSEDMETALSHOWNSCALE:15X189161724253233METALEDGESOLDERMASKOPENINGEXPOSEDMETALMETALUNDERSOLDERMASKSOLDERMASKOPENINGEXPOSEDMETALNONSOLDERMASKDEFINED(PREFERRED)SOLDERMASKDEFINEDSOLDERMASKDETAILSwww.
ti.
comEXAMPLESTENCILDESIGN32X(0.
6)32X(0.
24)28X(0.
5)(4.
8)(4.
8)(0.
775)TYP(0.
775)TYP4X(1.
35)4X(1.
35)(R0.
05)TYPWQFN-0.
8mmmaxheightRTV0032APLASTICQUADFLATPACK-NOLEAD4224386/B04/2019NOTES:(continued)6.
Lasercuttingapertureswithtrapezoidalwallsandroundedcornersmayofferbetterpasterelease.
IPC-7525mayhavealternatedesignrecommendations.
SOLDERPASTEEXAMPLEBASEDON0.
125MMTHICKSTENCILSCALE:20XEXPOSEDPAD3376%PRINTEDSOLDERCOVERAGEBYAREAUNDERPACKAGESYMMSYMM189161724253233IMPORTANTNOTICEANDDISCLAIMERTIPROVIDESTECHNICALANDRELIABILITYDATA(INCLUDINGDATASHEETS),DESIGNRESOURCES(INCLUDINGREFERENCEDESIGNS),APPLICATIONOROTHERDESIGNADVICE,WEBTOOLS,SAFETYINFORMATION,ANDOTHERRESOURCES"ASIS"ANDWITHALLFAULTS,ANDDISCLAIMSALLWARRANTIES,EXPRESSANDIMPLIED,INCLUDINGWITHOUTLIMITATIONANYIMPLIEDWARRANTIESOFMERCHANTABILITY,FITNESSFORAPARTICULARPURPOSEORNON-INFRINGEMENTOFTHIRDPARTYINTELLECTUALPROPERTYRIGHTS.
TheseresourcesareintendedforskilleddevelopersdesigningwithTIproducts.
Youaresolelyresponsiblefor(1)selectingtheappropriateTIproductsforyourapplication,(2)designing,validatingandtestingyourapplication,and(3)ensuringyourapplicationmeetsapplicablestandards,andanyothersafety,security,orotherrequirements.
Theseresourcesaresubjecttochangewithoutnotice.
TIgrantsyoupermissiontousetheseresourcesonlyfordevelopmentofanapplicationthatusestheTIproductsdescribedintheresource.
Otherreproductionanddisplayoftheseresourcesisprohibited.
NolicenseisgrantedtoanyotherTIintellectualpropertyrightortoanythirdpartyintellectualpropertyright.
TIdisclaimsresponsibilityfor,andyouwillfullyindemnifyTIanditsrepresentativesagainst,anyclaims,damages,costs,losses,andliabilitiesarisingoutofyouruseoftheseresources.
TI'sproductsareprovidedsubjecttoTI'sTermsofSale(https:www.
ti.
com/legal/termsofsale.
html)orotherapplicabletermsavailableeitheronti.
comorprovidedinconjunctionwithsuchTIproducts.
TI'sprovisionoftheseresourcesdoesnotexpandorotherwisealterTI'sapplicablewarrantiesorwarrantydisclaimersforTIproducts.
IMPORTANTNOTICEMailingAddress:TexasInstruments,PostOfficeBox655303,Dallas,Texas75265Copyright2021,TexasInstrumentsIncorporated
ti.
comSNLS195L–SEPTEMBER2005–REVISEDAPRIL2013DS90LV8044-Channel800MbpsLVDSBuffer/RepeaterCheckforSamples:DS90LV804Inordertomaximizesignalintegrity,theDS90LV8041FEATURESfeaturesbothaninternalinputandoutput(source)23800MbpsDataRateperChannelterminationtoeliminatetheseextracomponentsfromLowOutputSkewandJittertheboard,andtoalsoplacetheterminationsascloseaspossibletoreceiverinputsanddriveroutput.
ThisLVDS/CML/LVPECLCompatibleInput,LVDSisespeciallysignificantwhendrivinglongercables.
OutputTheDS90LV804,availableintheWQFN(LeadlessOn-Chip100InputandOutputTerminationLeadframePackage)package,minimizesthe12kVESDProtectiononLVDSOutputsfootprint,andimprovessystemperformance.
Single3.
3VSupplyAnoutputenablepinisprovided,whichallowstheVeryLowPowerConsumptionusertoplacetheLVDSoutputsandinternalbiasingIndustrial-40to+85°CTemperatureRangegeneratorsinaTRI-STATE,lowpowermode.
SmallWQFNPackageFootprintThedifferentialinputsinterfacetoLVDS,andBusLVDSsignalssuchasthoseonTI's10-,16-,and18-DESCRIPTIONbitBusLVDSSerDes,aswellasCMLandLVPECL.
TheDS90LV804isafourchannel800MbpsLVDSThedifferentialinputsareinternallyterminatedwithabuffer/repeater.
Inmanylargesystems,signalsare100resistortoimproveperformanceandminimizedistributedacrosscablesandsignalintegrityishighlyboardspace.
Thisfunctionisespeciallyusefulfordependentonthedatarate,cabletype,length,andboostingsignalsoverlossycablesorpoint-to-pointtheterminationscheme.
backplaneconfigurations.
BlockandConnectionDiagramsFigure1.
DS90LV804BlockDiagram1Pleasebeawarethatanimportantnoticeconcerningavailability,standardwarranty,anduseincriticalapplicationsofTexasInstrumentssemiconductorproductsanddisclaimerstheretoappearsattheendofthisdatasheet.
2TRI-STATEisaregisteredtrademarkofNationalSemiconductorCorporation.
3Allothertrademarksarethepropertyoftheirrespectiveowners.
PRODUCTIONDATAinformationiscurrentasofpublicationdate.
Copyright2005–2013,TexasInstrumentsIncorporatedProductsconformtospecificationsperthetermsoftheTexasInstrumentsstandardwarranty.
Productionprocessingdoesnotnecessarilyincludetestingofallparameters.
DS90LV804SNLS195L–SEPTEMBER2005–REVISEDAPRIL2013www.
ti.
comDS90LV804WQFNPinout(TopView)Thesedeviceshavelimitedbuilt-inESDprotection.
TheleadsshouldbeshortedtogetherorthedeviceplacedinconductivefoamduringstorageorhandlingtopreventelectrostaticdamagetotheMOSgates.
AbsoluteMaximumRatings(1)SupplyVoltage(VDD)0.
3Vto+4.
0VCMOSInputVoltage(EN)0.
3Vto(VDD+0.
3V)LVDSInputVoltage(2)0.
3Vto(VDD+0.
3V)LVDSOutputVoltage0.
3Vto(VDD+0.
3V)LVDSOutputShortCircuitCurrent+90mAJunctionTemperature+150°CStorageTemperature65°Cto+150°CLeadTemperature(Solder,4sec)260°CMaxPkgPowerCapacity@25°C4.
16WθJA29.
5°C/WThermalResistanceθJC3.
5°C/WPackageDeratingabove+25°C33.
3mW/°CHBM,1.
5k,100pF12kVESDLastPassingVoltage(LVDSoutputpins)EIAJ,0,200pF250VChargedDeviceModel1000VHBM,1.
5k,100pF8kVESDLastPassingVoltage(Allotherpins)EIAJ,0,200pF250VChargedDeviceModel1000V(1)Absolutemaximumratingsarethosevaluesbeyondwhichdamagetothedevicemayoccur.
Thedatabookspecificationsshouldbemet,withoutexception,toensurethatthesystemdesignisreliableoveritspowersupply,temperature,andoutput/inputloadingvariables.
TIdoesnotrecommendoperationofproductsoutsideofrecommendedoperationconditions.
(2)VIDmax<2.
4V2SubmitDocumentationFeedbackCopyright2005–2013,TexasInstrumentsIncorporatedProductFolderLinks:DS90LV804DS90LV804www.
ti.
comSNLS195L–SEPTEMBER2005–REVISEDAPRIL2013RecommendedOperatingConditionsSupplyVoltage(VCC)3.
15Vto3.
45VInputVoltage(VI)(1)0VtoVDDOutputVoltage(VO)0VtoVDDOperatingTemperature(TA)Industrial40°Cto+85°C(1)VIDmax<2.
4VElectricalCharacteristicsOverrecommendedoperatingsupplyandtemperaturerangesunlessotherspecified.
SymbolParameterConditionsMinTyp(1)MaxUnitsLVTTLDCSPECIFICATIONS(EN)VIHHighLevelInputVoltage2.
0VDDVVILLowLevelInputVoltageGND0.
8VIIHHighLevelInputCurrentVIN=VDD=VDDMAX10+10AIILLowLevelInputCurrentVIN=VSS,VDD=VDDMAX10+10ACIN1InputCapacitanceAnyDigitalInputPintoVSS3.
5pFVCLInputClampVoltageICL=18mA1.
50.
8VLVDSINPUTDCSPECIFICATIONS(INn±)VTHVCM=0.
8Vto3.
4V,DifferentialInputHighThreshold(2)0100mVVDD=3.
45VVTLVCM=0.
8Vto3.
4V,DifferentialInputLowThreshold(2)1000mVVDD=3.
45VVIDDifferentialInputVoltageVCM=0.
8Vto3.
4V,VDD=3.
45V1002400mVVCMRCommonModeVoltageRangeVID=150mV,VDD=3.
45V0.
053.
40VCIN2InputCapacitanceIN+orINtoVSS3.
5pFIINVIN=3.
45V,VDD=VDDMAX10+10AInputCurrentVIN=0V,VDD=VDDMAX10+10ALVDSOUTPUTDCSPECIFICATIONS(OUTn±)VODDifferentialOutputVoltage(2)250500600mVΔVODChangeinVODbetween3535mVComplementaryStatesRL=100externalresistorbetweenOUT+andOUTVOSOffsetVoltage(3)1.
051.
181.
475VΔVOSChangeinVOSbetween3535mVComplementaryStatesIOSOutputShortCircuitCurrentOUT+orOUTShorttoGND6090mACOUT2OutputCapacitanceOUT+orOUTtoGNDwhenTRI-STATE5.
5pFSUPPLYCURRENT(Static)ICCAllinputsandoutputsenabledandactive,TotalSupplyCurrentterminatedwithexternaldifferentialloadof100117140mAbetweenOUT+andOUT-.
ICCZTRI-STATESupplyCurrentEN=0V2.
76mA(1)TypicalparametersaremeasuredatVDD=3.
3V,TA=25°C.
Theyareforreferencepurposes,andarenotproduction-tested.
(2)DifferentialoutputvoltageVODisdefinedasABS(OUT+–OUT).
DifferentialinputvoltageVIDisdefinedasABS(IN+–IN).
(3)OutputoffsetvoltageVOSisdefinedastheaverageoftheLVDSsingle-endedoutputvoltagesatlogichighandlogiclowstates.
Copyright2005–2013,TexasInstrumentsIncorporatedSubmitDocumentationFeedback3ProductFolderLinks:DS90LV804DS90LV804SNLS195L–SEPTEMBER2005–REVISEDAPRIL2013www.
ti.
comElectricalCharacteristics(continued)Overrecommendedoperatingsupplyandtemperaturerangesunlessotherspecified.
SymbolParameterConditionsMinTyp(1)MaxUnitsSWITCHINGCHARACTERISTICS—LVDSOUTPUTStLHTDifferentialLowtoHighTransition210300psTimeUseanalternating1and0patternat200Mbps,measurebetween20%and80%ofVOD(4)tHLTDifferentialHightoLowTransition210300psTimetPLHDDifferentialLowtoHigh2.
03.
2nsPropagationDelayUseanalternating1and0patternat200Mbps,measureat50%VODbetweeninputtooutput.
tPHLDDifferentialHightoLow2.
03.
2nsPropagationDelaytSKD1PulseSkew|tPLHD–tPHLD|(4)2580pstSKCCDifferenceinpropagationdelay(tPLHDortPHLD)OutputChanneltoChannelSkew50125psamongalloutputchannels(4)tSKPParttoPartSkewCommonedge,partsatsametempandVCC(4)1.
1nstJITRJ-Alternating1and0at400MHz(6)1.
11.
5psrmsJitter(5)DJ-K28.
5Pattern,800Mbps(7)1535psp-pTJ-PRBS223-1Pattern,800Mbps(8)3055psp-ptONTimefromENtoOUT±changefromTRI-STATEtoLVDSOutputEnableTime300nsactive.
tOFFTimefromENtoOUT±changefromactivetoTRI-LVDSOutputDisableTime12nsSTATE.
(4)Notproductiontested.
Ensuredbystatisticalanalysisonasamplebasisatthetimeofcharacterization.
(5)Jitterisnotproductiontested,butensuredthroughcharacterizationonasamplebasis.
(6)RandomJitter,orRJ,ismeasuredRMSwithahistogramincluding1500histogramwindowhits.
Theinputvoltage=VID=500mV,50%dutycycleat400MHz,tr=tf=50ps(20%to80%).
(7)DeterministicJitter,orDJ,ismeasuredtoahistogrammeanwithasamplesizeof350hits.
Theinputvoltage=VID=500mV,K28.
5patternat800Mbps,tr=tf=50ps(20%to80%).
TheK28.
5patternisrepeatingbitstreamsof(00111110101100000101).
(8)TotalJitter,orTJ,ismeasuredpeaktopeakwithahistogramincluding3500windowhits.
StimulusandfixtureJitterhasbeensubtracted.
Theinputvoltage=VID=500mV,223-1PRBSpatternat800Mbps,tr=tf=50ps(20%to80%).
TypicalApplication4SubmitDocumentationFeedbackCopyright2005–2013,TexasInstrumentsIncorporatedProductFolderLinks:DS90LV804DS90LV804www.
ti.
comSNLS195L–SEPTEMBER2005–REVISEDAPRIL2013APPLICATIONINFORMATIONINTERNALTERMINATIONSTheDS90LV804hasintegratedterminationresistorsonboththeinputandoutputs.
Theinputshavea100resistoracrossthedifferentialpair,placingthereceiverterminationascloseaspossibletotheinputstageofthedevice.
TheLVDSoutputsalsocontainanintegrated100ohmterminationresistor,thisresistorisusedtoreducetheeffectsofNearEndCrosstalk(NEXT)anddoesnottaketheplaceofthe100ohmterminationattheinputstothereceivingdevice.
Theintegratedterminationsimprovesignalintegrityanddecreasetheexternalcomponentcountresultinginspacesavings.
OUTPUTCHARACTERISTICSTheoutputcharacteristicsoftheDS90LV804havebeenoptimizedforpoint-to-pointbackplaneandcableapplications,andarenotintendedformultipointormultidropsignaling.
TRI-STATEMODETheENinputactivatesahardwareTRI-STATEmode.
WhentheTRI-STATEmodeisactive(EN=L),allinputandoutputbuffersandinternalbiascircuitryarepoweredoffanddisabled.
Outputsaretri-statedinTRI-STATEmode.
WhenexitingTRI-STATEmode,thereisadelayassociatedwithturningonbandgapreferencesandinput/outputbuffercircuitsasindicatedintheLVDSOutputSwitchingCharacteristicsINPUTFAILSAFEBIASINGExternalpullupandpulldownresistorsmaybeusedtoprovideenoughofanoffsettoenableaninputfailsafeunderopen-circuitconditions.
ThisconfigurationtiesthepositiveLVDSinputpintoVDDthruapullupresistorandthenegativeLVDSinputpinistiedtoGNDbyapulldownresistor.
Thepullupandpulldownresistorsshouldbeinthe5kto15krangetominimizeloadingandwaveformdistortiontothedriver.
Thecommon-modebiaspointideallyshouldbesettoapproximately1.
2V(lessthan1.
75V)tobecompatiblewiththeinternalcircuitry.
PleaserefertoapplicationnoteAN-1194"FailsafeBiasingofLVDSInterfaces"formoreinformation.
INPUTINTERFACINGTheDS90LV804acceptsdifferentialsignalsandallowsimpleACorDCcoupling.
Withawidecommonmoderange,theDS90LV804canbeDC-coupledwithallcommondifferentialdrivers(thatis,LVPECL,LVDS,CML).
Figure2,Figure3,andFigure4illustratetypicalDC-coupledinterfacetocommondifferentialdrivers.
NotethattheDS90LV804inputsareinternallyterminatedwitha100Ωresistor.
Figure2.
TypicalLVDSDriverDC-CoupledInterfacetoDS90LV804InputCopyright2005–2013,TexasInstrumentsIncorporatedSubmitDocumentationFeedback5ProductFolderLinks:DS90LV804DS90LV804SNLS195L–SEPTEMBER2005–REVISEDAPRIL2013www.
ti.
comFigure3.
TypicalCMLDriverDC-CoupledInterfacetoDS90LV804InputFigure4.
TypicalLVPECLDriverDC-CoupledInterfacetoDS90LV804InputOUTPUTINTERFACINGTheDS90LV804outputssignalsthatarecomplianttotheLVDSstandard.
TheiroutputscanbeDC-coupledtomostcommondifferentialreceivers.
Figure5illustratestypicalDC-coupledinterfacetocommondifferentialreceiversandassumesthatthereceivershavehighimpedanceinputs.
WhilemostdifferentialreceivershaveacommonmodeinputrangethatcanaccommodateLVDScompliantsignals,itisrecommendedtocheckrespectivereceiver'sdatasheetpriortoimplementingthesuggestedinterfaceimplementation.
Figure5.
TypicalDS90LV804OutputDC-CoupledInterfacetoanLVDS,CMLorLVPECLReceiver6SubmitDocumentationFeedbackCopyright2005–2013,TexasInstrumentsIncorporatedProductFolderLinks:DS90LV804DS90LV804www.
ti.
comSNLS195L–SEPTEMBER2005–REVISEDAPRIL2013PINDESCRIPTIONSPinWQFNPinI/O,TypeDescriptionNameNumberDIFFERENTIALINPUTSIN0+9I,LVDSChannel0invertingandnon-invertingdifferentialinputs.
IN010IN1+11I,LVDSChannel1invertingandnon-invertingdifferentialinputs.
IN112IN2+13I,LVDSChannel2invertingandnon-invertingdifferentialinputs.
IN214IN3+15I,LVDSChannel3invertingandnon-invertingdifferentialinputs.
IN316DIFFERENTIALOUTPUTSOUT0+32O,LVDSChannel0invertingandnon-invertingdifferentialoutputs(1)OUT031OUT1+30O,LVDSChannel1invertingandnon-invertingdifferentialoutputs(1)OUT129OUT2+28O,LVDSChannel2invertingandnon-invertingdifferentialoutputs(1)OUT227OUT3+26O,LVDSChannel3invertingandnon-invertingdifferentialoutputs(1)OUT3-25DIGITALCONTROLINTERFACEEN8I,LVTTLEnablepin.
WhenENisLOW,thedriverisdisabledandtheLVDSoutputsareinTRI-STATE.
WhenENisHIGH,thedriverisenabled.
LVCMOS/LVTTLlevelinput.
POWERVDD3,4,6,7,19,20,21,22I,PowerVDD=3.
3V,±5%GND1,2,5,17,18(2)I,PowerGroundreferenceforLVDSandCMOScircuitry.
FortheWQFNpackage,theDAPisusedastheprimaryGNDconnectiontothedevice.
TheDAPistheexposedmetalcontactatthebottomoftheWQFN-32package.
Itshouldbeconnectedtothegroundplanewithatleast4viasforoptimalACandthermalperformance.
Thepinnumberslistedshouldalsobetiedtogroundforproperbiasing.
N/C23,24NoConnect(1)TheLVDSoutputsdonotsupportamultidrop(BLVDS)environment.
TheLVDSoutputcharacteristicsoftheDS90LV804devicehavebeenoptimizedforpoint-to-pointbackplaneandcableapplications.
(2)NotethatfortheWQFNpackagetheGNDisconnectedthrutheDAPonthebacksideoftheWQFNpackageinadditiontogroundingactualpinsonthepackageaslisted.
Copyright2005–2013,TexasInstrumentsIncorporatedSubmitDocumentationFeedback7ProductFolderLinks:DS90LV804DS90LV804SNLS195L–SEPTEMBER2005–REVISEDAPRIL2013www.
ti.
comTypicalPerformanceCharacteristicsA.
DynamicpowersupplycurrentwasmeasuredwhilerunningaclockorPRBS223-1patternwithall4channelsactive.
VCC=3.
3V,TA=+25°C,VID=0.
5V,VCM=1.
2VFigure6.
PowerSupplyCurrentvsBitDataRatePACKAGINGINFORMATIONTheLeadlessLeadframePackage(WQFN)isaleadframebasedchipscalepackage(CSP)thatmayenhancechipspeed,reducethermalimpedance,andreducetheprintedcircuitboardarearequiredformounting.
ThesmallsizeandverylowprofilemakethispackageidealforhighdensityPCBsusedinsmall-scaleelectronicapplicationssuchascellularphones,pagers,andhandheldPDAs.
TheWQFNpackageisofferedinthenoPullbackconfiguration.
InthenoPullbackconfigurationthestandardsolderpadsextendandterminateattheedgeofthepackage.
Thisfeatureoffersavisiblesolderfilletafterboardmounting.
TheWQFNhasthefollowingadvantages:LowthermalresistanceReducedelectricalparasiticsImprovedboardspaceefficiencyReducedpackageheightReducedpackagemassFormoredetailsaboutWQFNpackagingtechnology,refertoapplicationsnoteAN-1187,"LeadlessLeadframePackage".
8SubmitDocumentationFeedbackCopyright2005–2013,TexasInstrumentsIncorporatedProductFolderLinks:DS90LV804DS90LV804www.
ti.
comSNLS195L–SEPTEMBER2005–REVISEDAPRIL2013REVISIONHISTORYChangesfromRevisionK(April2013)toRevisionLPageChangedlayoutofNationalDataSheettoTIformat8Copyright2005–2013,TexasInstrumentsIncorporatedSubmitDocumentationFeedback9ProductFolderLinks:DS90LV804PACKAGEOPTIONADDENDUMwww.
ti.
com11-Jan-2021Addendum-Page1PACKAGINGINFORMATIONOrderableDeviceStatus(1)PackageTypePackageDrawingPinsPackageQtyEcoPlan(2)Leadfinish/Ballmaterial(6)MSLPeakTemp(3)OpTemp(°C)DeviceMarking(4/5)SamplesDS90LV804TSQNRNDWQFNRTV321000Non-RoHS&GreenCallTICallTI-40to85804TSQDS90LV804TSQ/NOPBACTIVEWQFNRTV321000RoHS&GreenSNLevel-3-260C-168HR-40to85804TSQDS90LV804TSQX/NOPBACTIVEWQFNRTV324500RoHS&GreenSNLevel-3-260C-168HR-40to85804TSQ(1)Themarketingstatusvaluesaredefinedasfollows:ACTIVE:Productdevicerecommendedfornewdesigns.
LIFEBUY:TIhasannouncedthatthedevicewillbediscontinued,andalifetime-buyperiodisineffect.
NRND:Notrecommendedfornewdesigns.
Deviceisinproductiontosupportexistingcustomers,butTIdoesnotrecommendusingthispartinanewdesign.
PREVIEW:Devicehasbeenannouncedbutisnotinproduction.
Samplesmayormaynotbeavailable.
OBSOLETE:TIhasdiscontinuedtheproductionofthedevice.
(2)RoHS:TIdefines"RoHS"tomeansemiconductorproductsthatarecompliantwiththecurrentEURoHSrequirementsforall10RoHSsubstances,includingtherequirementthatRoHSsubstancedonotexceed0.
1%byweightinhomogeneousmaterials.
Wheredesignedtobesolderedathightemperatures,"RoHS"productsaresuitableforuseinspecifiedlead-freeprocesses.
TImayreferencethesetypesofproductsas"Pb-Free".
RoHSExempt:TIdefines"RoHSExempt"tomeanproductsthatcontainleadbutarecompliantwithEURoHSpursuanttoaspecificEURoHSexemption.
Green:TIdefines"Green"tomeanthecontentofChlorine(Cl)andBromine(Br)basedflameretardantsmeetJS709Blowhalogenrequirementsof<=1000ppmthreshold.
Antimonytrioxidebasedflameretardantsmustalsomeetthe<=1000ppmthresholdrequirement.
(3)MSL,PeakTemp.
-TheMoistureSensitivityLevelratingaccordingtotheJEDECindustrystandardclassifications,andpeaksoldertemperature.
(4)Theremaybeadditionalmarking,whichrelatestothelogo,thelottracecodeinformation,ortheenvironmentalcategoryonthedevice.
(5)MultipleDeviceMarkingswillbeinsideparentheses.
OnlyoneDeviceMarkingcontainedinparenthesesandseparatedbya"~"willappearonadevice.
IfalineisindentedthenitisacontinuationofthepreviouslineandthetwocombinedrepresenttheentireDeviceMarkingforthatdevice.
(6)Leadfinish/Ballmaterial-OrderableDevicesmayhavemultiplematerialfinishoptions.
Finishoptionsareseparatedbyaverticalruledline.
Leadfinish/Ballmaterialvaluesmaywraptotwolinesifthefinishvalueexceedsthemaximumcolumnwidth.
ImportantInformationandDisclaimer:TheinformationprovidedonthispagerepresentsTI'sknowledgeandbeliefasofthedatethatitisprovided.
TIbasesitsknowledgeandbeliefoninformationprovidedbythirdparties,andmakesnorepresentationorwarrantyastotheaccuracyofsuchinformation.
Effortsareunderwaytobetterintegrateinformationfromthirdparties.
TIhastakenandcontinuestotakereasonablestepstoproviderepresentativeandaccurateinformationbutmaynothaveconducteddestructivetestingorchemicalanalysisonincomingmaterialsandchemicals.
TIandTIsuppliersconsidercertaininformationtobeproprietary,andthusCASnumbersandotherlimitedinformationmaynotbeavailableforrelease.
PACKAGEOPTIONADDENDUMwww.
ti.
com11-Jan-2021Addendum-Page2InnoeventshallTI'sliabilityarisingoutofsuchinformationexceedthetotalpurchasepriceoftheTIpart(s)atissueinthisdocumentsoldbyTItoCustomeronanannualbasis.
TAPEANDREELINFORMATION*AlldimensionsarenominalDevicePackageTypePackageDrawingPinsSPQReelDiameter(mm)ReelWidthW1(mm)A0(mm)B0(mm)K0(mm)P1(mm)W(mm)Pin1QuadrantDS90LV804TSQWQFNRTV321000178.
012.
45.
35.
31.
38.
012.
0Q1DS90LV804TSQ/NOPBWQFNRTV321000178.
012.
45.
35.
31.
38.
012.
0Q1DS90LV804TSQX/NOPBWQFNRTV324500330.
012.
45.
35.
31.
38.
012.
0Q1PACKAGEMATERIALSINFORMATIONwww.
ti.
com29-Sep-2019PackMaterials-Page1*AlldimensionsarenominalDevicePackageTypePackageDrawingPinsSPQLength(mm)Width(mm)Height(mm)DS90LV804TSQWQFNRTV321000210.
0185.
035.
0DS90LV804TSQ/NOPBWQFNRTV321000210.
0185.
035.
0DS90LV804TSQX/NOPBWQFNRTV324500367.
0367.
035.
0PACKAGEMATERIALSINFORMATIONwww.
ti.
com29-Sep-2019PackMaterials-Page2www.
ti.
comPACKAGEOUTLINEC5.
154.
855.
154.
850.
80.
70.
050.
002X3.
528X0.
52X3.
532X0.
50.
332X0.
300.
183.
10.
1(0.
1)TYPWQFN-0.
8mmmaxheightRTV0032APLASTICQUADFLATPACK-NOLEAD4224386/B04/20190.
08C0.
1CAB0.
05NOTES:1.
Alllineardimensionsareinmillimeters.
Anydimensionsinparenthesisareforreferenceonly.
DimensioningandtolerancingperASMEY14.
5M.
2.
Thisdrawingissubjecttochangewithoutnotice.
3.
Thepackagethermalpadmustbesolderedtotheprintedcircuitboardforthermalandmechanicalperformance.
PIN1INDEXAREASEATINGPLANEPIN1IDSYMMEXPOSEDTHERMALPADSYMM189161724253233SCALE2.
500ABwww.
ti.
comEXAMPLEBOARDLAYOUT28X(0.
5)(1.
3)(1.
3)(R0.
05)TYP0.
07MAXALLAROUND0.
07MINALLAROUND32X(0.
6)32X(0.
24)(4.
8)(4.
8)(3.
1)(3.
1)(0.
2)TYPVIAWQFN-0.
8mmmaxheightRTV0032APLASTICQUADFLATPACK-NOLEAD4224386/B04/2019NOTES:(continued)4.
Thispackageisdesignedtobesolderedtoathermalpadontheboard.
Formoreinformation,seeTexasInstrumentsliteraturenumberSLUA271(www.
ti.
com/lit/slua271).
5.
Viasareoptionaldependingonapplication,refertodevicedatasheet.
Ifanyviasareimplemented,refertotheirlocationsshownonthisview.
Itisrecommendedthatviasunderpastebefilled,pluggedortented.
SYMMSYMMSEESOLDERMASKDETAILLANDPATTERNEXAMPLEEXPOSEDMETALSHOWNSCALE:15X189161724253233METALEDGESOLDERMASKOPENINGEXPOSEDMETALMETALUNDERSOLDERMASKSOLDERMASKOPENINGEXPOSEDMETALNONSOLDERMASKDEFINED(PREFERRED)SOLDERMASKDEFINEDSOLDERMASKDETAILSwww.
ti.
comEXAMPLESTENCILDESIGN32X(0.
6)32X(0.
24)28X(0.
5)(4.
8)(4.
8)(0.
775)TYP(0.
775)TYP4X(1.
35)4X(1.
35)(R0.
05)TYPWQFN-0.
8mmmaxheightRTV0032APLASTICQUADFLATPACK-NOLEAD4224386/B04/2019NOTES:(continued)6.
Lasercuttingapertureswithtrapezoidalwallsandroundedcornersmayofferbetterpasterelease.
IPC-7525mayhavealternatedesignrecommendations.
SOLDERPASTEEXAMPLEBASEDON0.
125MMTHICKSTENCILSCALE:20XEXPOSEDPAD3376%PRINTEDSOLDERCOVERAGEBYAREAUNDERPACKAGESYMMSYMM189161724253233IMPORTANTNOTICEANDDISCLAIMERTIPROVIDESTECHNICALANDRELIABILITYDATA(INCLUDINGDATASHEETS),DESIGNRESOURCES(INCLUDINGREFERENCEDESIGNS),APPLICATIONOROTHERDESIGNADVICE,WEBTOOLS,SAFETYINFORMATION,ANDOTHERRESOURCES"ASIS"ANDWITHALLFAULTS,ANDDISCLAIMSALLWARRANTIES,EXPRESSANDIMPLIED,INCLUDINGWITHOUTLIMITATIONANYIMPLIEDWARRANTIESOFMERCHANTABILITY,FITNESSFORAPARTICULARPURPOSEORNON-INFRINGEMENTOFTHIRDPARTYINTELLECTUALPROPERTYRIGHTS.
TheseresourcesareintendedforskilleddevelopersdesigningwithTIproducts.
Youaresolelyresponsiblefor(1)selectingtheappropriateTIproductsforyourapplication,(2)designing,validatingandtestingyourapplication,and(3)ensuringyourapplicationmeetsapplicablestandards,andanyothersafety,security,orotherrequirements.
Theseresourcesaresubjecttochangewithoutnotice.
TIgrantsyoupermissiontousetheseresourcesonlyfordevelopmentofanapplicationthatusestheTIproductsdescribedintheresource.
Otherreproductionanddisplayoftheseresourcesisprohibited.
NolicenseisgrantedtoanyotherTIintellectualpropertyrightortoanythirdpartyintellectualpropertyright.
TIdisclaimsresponsibilityfor,andyouwillfullyindemnifyTIanditsrepresentativesagainst,anyclaims,damages,costs,losses,andliabilitiesarisingoutofyouruseoftheseresources.
TI'sproductsareprovidedsubjecttoTI'sTermsofSale(https:www.
ti.
com/legal/termsofsale.
html)orotherapplicabletermsavailableeitheronti.
comorprovidedinconjunctionwithsuchTIproducts.
TI'sprovisionoftheseresourcesdoesnotexpandorotherwisealterTI'sapplicablewarrantiesorwarrantydisclaimersforTIproducts.
IMPORTANTNOTICEMailingAddress:TexasInstruments,PostOfficeBox655303,Dallas,Texas75265Copyright2021,TexasInstrumentsIncorporated
- measuredavtt4.com相关文档
- 2.5avtt4.com
- WP411_06_011112avtt4.com
- 缸体avtt4.com
- correspondsavtt4.com
- Refreshavtt4.com
- MHzavtt4.com
95IDC香港特价物理机服务器月付299元起，5个ip/BGP+CN2线路;美国CERA服务器仅499元/月起
95idc是一家香港公司，主要产品香港GIA线路沙田CN2线路独服，美国CERA高防服务器，日本CN2直连服务器，即日起，购买香港/日本云主机，在今年3月份，95IDC推出来一款香港物理机/香港多ip站群服务器,BGP+CN2线路终身7折,月付350元起。不过今天，推荐一个价格更美的香港物理机，5个ip，BGP+CN2线路,月付299元起，有需要的，可以关注一下。95idc优惠码：优惠码：596J...
选择Vultr VPS主机不支持支付宝付款的解决方案
在刚才更新Vultr 新年福利文章的时候突然想到前几天有网友问到自己有在Vultr 注册账户的时候无法用支付宝付款的问题，当时有帮助他给予解决，这里正好顺带一并介绍整理出来。毕竟对于来说，虽然使用的服务器不多，但是至少是见过世面的，大大小小商家的一些特性特征还是比较清楚的。在这篇文章中，和大家分享如果我们有在Vultr新注册账户或者充值购买云服务器的时候，不支持支付宝付款的原因。毕竟我们是知道的，...
百驰云（19/月），高性能服务器，香港三网CN2 2核2G 10M 国内、香港、美国、日本、VPS、物理机、站群全站7.5折，无理由退换，IP免费换！
百驰云成立于2017年，是一家新国人IDC商家，且正规持证IDC/ISP/CDN，商家主要提供数据中心基础服务、互联网业务解决方案，及专属服务器租用、云服务器、云虚拟主机、专属服务器托管、带宽租用等产品和服务。百驰云提供源自大陆、香港、韩国和美国等地骨干级机房优质资源，包括BGP国际多线网络，CN2点对点直连带宽以及国际顶尖品牌硬件。专注为个人开发者用户,中小型,大型企业用户提供一站式核心网络云端...
avtt4.com为你推荐
-
哈利波特罗恩升级当爸电影哈利波特中罗恩一家的红头发为什么后来变成金色的了www.983mm.com哪有mm图片？你懂得javmoo.com0904-javbo.net_avop210hhb主人公叫什么，好喜欢，有知道的吗www.vtigu.com如图所示的RT三角形ABC中,角B=90°(初三二次根式）30 如图所示的RT三角形ABC中,角B=90°,点p从点B开始沿BA边以1厘米每秒的速度向A移动；同时，点Q也从点B开始沿BC边以2厘米每秒的速度向点C移动。问：几秒后三角形PBQ的面积为35平方厘米？PQ的距离是多少www.mywife.ccmywife哪部最经典lcoc.topoffsettop和scrolltop的区别partnersonline电脑内一切浏览器无法打开66smsm.com【回家的欲望（回家的诱惑）大结局】 回家的诱惑全集66 67 68 69 70集QOVD快播观看地址？？javlibrary.comSSPD-103的AV女主角是谁啊1！！！！求解www.gogo.com祺笑化瘀祛斑胶囊效果。