sensingnanosim剪卡
nanosim剪卡 时间:2021-01-17 阅读:(
)
F.
Bouesse,M.
Renaudin,G.
Sicard26av.
FélixViallet,38031GrenobleCedexfraidy.
bouesse@imag.
frAbstract.
ThepurposeofthispaperistoproposeadesigntechniqueforimprovingtheresistanceoftheQuasiDelayInsensitive(QDI)AsynchronouslogicagainstDifferentialPowerAnalysisAttacks.
ThiscountermeasureexploitsthepropertiesoftheQDIcircuitacknowledgementsignalstointroducetemporalvariationssoastorandomlydesynchronizethedataresistance,isformallypresentedandanalyzed.
ElectricalsimulationsperformedonaDEScrypto-processorconfirmtherelevancyoftheapproach,showingadrasticreductionoftheDPApeaks,thusincreasingthecomplexityofaDPAattackonQDIasynchronouscircuits.
1IntroductionandmotivationsNowadays,thepossibilitiesofferedbyallrecentpowerfulside-channelattackstoaccesstoconfidentialinformation,constrainsecuresystemsproviderstodevelopnewresistantsystemsagainsttheseattacks.
Amongthesenewhardwarecryptanalysisattacks,thereistheDifferentialPowerAnalysis(DPA)whichisoneofexistsacorrelationbetweendataprocessedbythedesignandtheobservablepowerItisinthiscontextthatthepropertiesofSelf-timedlogichavebeenexploitedinordertoproposeefficientcounter-measuresagainstDPAattacks[2][3].
Insensitiveasynchronouslogicdemonstratedthepotentialityofthistypeoflogictoincreasethechip'sresistance[4][5].
themostpowerfulandlowcostattack.
ThemainideabehindDPAisthatthereexploitedusingstatisticalmeanstoretracesecretkeyinformation.
AllresultsfromtheanalysisofSelf-timedlogicparticularlytheQuasiDelaySpringer),pp.
11–24.
ImprovingDPAResistanceofQuasiDelayprocessingtimes.
Theefficiencyofthecountermeasure,intermsofDPAshiftedAcknowledgmentSignalsTIMALaboratory,ConcurentIntegratedSystemsGroupBouesse,F.
,Renaudin,M.
,Sicard,G.
,2007,inIFIPInternationalFederationforInformationProcessing,Volume240,VLSI-SoC:FromSystemstoSilicon,eds.
Reis,R.
,Osseiran,A.
,Pfleiderer,H-J.
,(Boston:consumption.
In1998PaulKocher[1]demonstratedhowthiscorrelationcanbeInsensitiveCircuitsUsingRandomlyTime-However,paper[6]reportedthat,eveniftheQDIasynchronouslogicincreasestheresistanceofthechip,therestillexistssomeresidualsourcesofleakagethatcanbeusedtosucceedtheattack.
TheobjectiveofthispaperistomakeaDPAattackimpossibleorimpracticablewithstandardequipmentbyincreasingthecomplexityoftheattack.
Fordoingso,weintroducerandomlytimeshifted(RTS)acknowledgmentsignalsintheQDIasynchronouslogicinordertoaddnoiseinchip'spowerconsumption.
Indeed,theuseofaRTSacknowledgementsignalinanasynchronousQuasiDelayInsensitiveblockenablesustodesynchronizethedataprocessingtime,soastocomputetheblocks'outputchannelsatrandomtimes.
AstheDPAattackrequiresthesignalstobesynchronizedwithrespecttoafixedtimeinstantfordataanalysis[1][7],thisdesynchronizationmakestheDPAattackmoredifficultasitisprovedinthispaper.
Wepresentinthefirstpartofthepaper(section2),thepropertiesofQuasiDelayInsensitiveasynchronouslogic,especiallythepropertiesoftheacknowledgmentsignal.
Section3firstintroducestheformalanalysisoftheDPAattack.
ItthenpresentsthedesynchronizationtechniquebasedonRTSacknowledgementsignalsandformalizesitsefficiencyintermsofDPAresistance.
Finally,sections4and5illustratethetechniqueusingelectricalsimulationsperformedonthewellknownDataEncryptionStandard(DES)architecture.
Section6concludesthepaperandgivessomeprospects.
2QuasiDelayInsensitiveAsynchronouslogic:theacknowledgmentsignalThissectionrecallsthebasiccharacteristicsofanasynchronouscircuit,particularlytheruleoftheacknowledgementsignalintheQDIasynchronouslogic.
Becausethistypeofcircuitdoesnothaveaglobalsignalwhichsamplesthedataatthesametime,asynchronouscircuitsrequireaspecialprotocoltoperformacommunicationbetweenitsmodules.
Thebehaviorofanasynchronouscircuitissimilartoadata-flowmodel.
Theasynchronousmodule,asdescribedinfigure1andwhichcanactuallybeofanycomplexity,receivesdatafromitsinputchannels(requestsignal),processesthem,andthensendstheresultsthroughitsoutputchannels.
Therefore,amoduleisactivatedwhenitsensesthepresenceofincomingdata.
Thispoint-to-pointcommunicationisrealizedwithaprotocolimplementedinthemoduleitself.
Suchprotocolsnecessitateabi-directionalsignalingbetweenbothmodules(requestandacknowledgement):itiscalledhandshakingprotocols.
12F.
Bouesse,M.
Renaudin,G.
SicardFig.
1.
Handshakebasedcommunicationbetweenmodules.
Thebasisofthesequencingrulesofasynchronouscircuitsliesinthehandshakingprotocols.
Amongthetwomainsclassesofprotocols,onlythefour-phaseprotocolisconsideredanddescribedinthiswork.
ItisthemostwidelyusedandefficientlyimplementedinCMOS[8].
Fig.
2.
Four-phasehandshakingprotocol.
Inthefirstphase(Phase1)dataaredetectedbythereceiverwhentheirvalueschangefrominvalidtovalidstates.
Thenfollowsthesecondphasewherethereceiversetstoonetheacknowledgementsignal.
Thesenderinvalidatesalldatainthethirdphase.
Finallythereceiverresetstheacknowledgmentsignalwhichcompletesthereturntozerophase.
Dedicatedlogicandspecialencodingarenecessaryforsensingdatavalidity/invalidityandforgeneratingtheacknowledgementsignal.
Requestforcomputationcorrespondstodatadetectionandtheresetoftheacknowledgmentsignalmeansthatthecomputationiscompletedandthecommunicationisfinished.
InQDIasynchronouslogic,ifonebithastobetransferredthroughachannelwithafour-phaseprotocol,twowiresareneededtoencodeitsdifferentvalues.
Thisiscalleddual-railencoding(table1).
13ImprovingDPAresistanceofQuasiDelayInsensitiveCircuitsTable1.
Dualrailencodingofthethreestatesrequiredtocommunicate1bit.
ChanneldataA0A1010101Invalid00Unused11ThisencodingcanbeextendedtoN-rail(1-to-N).
Theacknowledgementsignalisgeneratedusingthedata-encoding.
Thedual-railencodedoutputsaresensedwithNorgatesforgeneratingtheacknowledgmentsignal,asillustratedinfigure3.
Fig.
3.
1-bitHalf-bufferimplementingafour-phaseprotocol(CrisaMullergatewitharesetsignal)TheMullerC-element'struthtableandsymbolaregiveninFigure4.
Fig.
4.
TruthtableandsymboloftheC-element.
Figure3illustratestheimplementationoftwoasynchronousmodules(AandB)withtheirmemoryelementscalledhalf-buffer.
Thehalf-bufferimplementsafour-phaseprotocol.
WhentheacknowledgementsignalofmoduleB(B_ack)isset,itmeansthatthemoduleisreadytoreceivedata.
IfadataistransferredfrommoduleAtomoduleB,moduleBcomputesitsoutputsandresetsitsacknowledgementsignal(B_ack).
ModuleBisthenreadytoreceiveinvaliddatafrommoduleA.
14F.
Bouesse,M.
Renaudin,G.
SicardInthisoperatingmode,theacknowledgmentsignalcanbeconsideredasalocalenablesignalwhichcontrolsdatastoragelocally.
Notethatthismechanismdoesnotneedanytimingassumptiontoensurefunctionalcorrectness;itissimplysensitivetoevents.
Hence,theacknowledgmentsignalenablestocontroltheactivationofthecomputationinagivenmodule,aswellasitstimeinstant.
Thetechniqueproposedinthispaper,exploitsthispropertybyinsertingrandomdelaysintheacknowledgementsignals.
ItiscalledRandomlyTime-Shiftedacknowledgmentsignals.
Itbasicallydesynchronizesthepowerconsumptioncurvesmakingthedifferentialpoweranalysismoredifficultasprovedinthenextsection.
3DPAandRTSacknowledgmentsignalonQDIasynchronouscircuits:FormalApproachInthissection,weformallyintroducethebasisoftheDPAattack[7]andformallyanalysetheeffectsoftheRTSacknowledgementsignalonQDIasynchronouscircuitsintermsofDPAresistance.
3.
1DifferentialPowerAnalysisAttackThefunctionalhypothesisofDPAattackistheexistingcorrelationbetweenthedataprocessedbythecircuitryanditspowerconsumption.
TherearethreemainphasesforprocessingtheDPAattack:thechoiceoftheselectionfunctionD,thedatacollectionphaseandthedataanalysisphase.
Phase1:Inthefirststep,theselectionfunctionisdefinedbyfindingblocksinthearchitecturewhichdependonsomepartsofthekey.
SuchafunctionintheDESalgorithmforexamplecanbedefinedasfollows:D(C1,P6,K0)=SBOX1(P6K0)C1=firstbitofSBOX1function.
P6=6-bitplain-text-inputoftheSBOX1function.
K0=6-bitofthefirstround'ssubkey:keytoguess.
SBOX1=asubstitutionfunctionofDESwitha4-bitoutput.
Phase2:ThesecondstepconsistsincollectingthediscretetimepowersignalSi(tj)andthecorrespondingciphertextoutputs(CTOi)foreachoftheNplaintextinputs(PTIi).
ThepowersignalSi(tj)representsthepowerconsumptionoftheselectionfunction:indexicorrespondstothePTIiplaintextstimulusandtimetjcorrespondstothetimewheretheanalysistakesplace.
Phase3:Therightkeyisguessedinthethirdphase.
AllcurrentsignalsSi(tj)aresplitintotwosetsaccordingtoaselectionfunctionD.
15ImprovingDPAresistanceofQuasiDelayInsensitiveCircuitsTheaveragepowersignalofeachsetisgivenby:Where|no|and|n1|representthenumberofpowersignalsSi(tj)respectivelyinsetS0andS1.
TheDPAbiassignalisobtainedby:IftheDPAbiassignalshowsimportantpeaks,itmeansthatthereisastrongcorrelationbetweentheDfunctionandthepowersignal,andsotheguessedkeyiscorrect.
Ifnot,theguessedkeyisincorrect.
SelectinganappropriateDfunctionisthenessentialinordertoguessagoodsecretkey.
Asillustratedabove,theselectionfunctionDcomputesattimetjduringtheciphering(ordeciphering)process,thevalueoftheattackedbit.
Whenthisvalueismanipulatedattimetj,therewillbeatthistime,adifferenceontheamountofdissipatedpoweraccordingtothebit'svalue(eitheroneorzero).
Let'sdefined0i(tj)theamountofdissipatedpowerwhentheattackedbitswitchesto0attimetjbyprocessingtheplaintextinputianddefined1i(tj)theamountofdissipatedpowerwhenthisbitswitchesto1.
Inreality,thevaluesofd0i(tj)andd1i(tj)correspondtothedissipatedpowerofalldata-pathswhichcontributetotheswitchingactivityoftheattackedbit.
EachoneofthesevalueshasitsweightineachaveragepowersignalA0(tj)andA1(tj).
AsthegoaloftheDPAattackistocomputethedifferencebetweenthesetwovalues,wecanexpresstheaveragepowersignalofthesebothsetsA0(tj)andA1(tj)by:(1)(3)(4)(2)(4)16F.
Bouesse,M.
Renaudin,G.
SicardInordertomakeanefficientanalysis,theamplitudeoftheDPAsignatureε(tj)mustbeashighaspossible.
Asimplewaytoguaranteethisistouseasignificantnumberofplaintextinputs(N).
Indeed,thenumberofPTIi(thenumberofpowersignalSi(tj))usedtoimplementtheattackenablestoreducetheeffectsofthenoisysignalsandtoincreasetheprobabilityofexcitingalldata-paths.
Itiswellknownthatthesignal-to-noiseratiofortheaveragedsignalincreasesasthesquarerootofthenumberofcurves.
σnoiseisthestandarddeviationofthenoiseIncreasingthenumberofplaintextinputs(PTIi)allowsustoensurethatalldata-pathswhichmakeswitchingto0orto1theattackedbitareexcited.
Thedealhere,istotakeintoconsiderationallpossiblequantitiesdxi(tj)whichrepresenttheswitchingcurrentoftheattackedbit.
Astheprobabilityofexcitingalldata-pathsisproportionaltoN,biggerthevalueofN,bettertheprobabilitytoexcitealldata-pathsoftheattackedbitis:misgenerallyunknownbythehackerandrepresentsthenumberofdata-paths.
Therefore,theknowledgeoftheimplementationwhichenablestochoosetheplaintextinputsandtheuseofhighqualityinstrumentationareassetsthatimprovetheDPAattack.
Infact,theyconsiderablyreducethenumberofdata(N)requiredforsucceedingtheattack.
3.
2TheRTSacknowledgementsignalThemethodweproposeinthispaperenablesthedesignertointroduceatemporalnoiseinthedesigninordertodesynchronizethetimerequiredforprocessingtheattackedbit.
Theideaoftheapproachistorandomlyshiftintimethecurrentprofileofthedesign.
Toachievethisgoal,werandomizetheacknowledgmentsignallatencyoftheblocksofthearchitecture.
Asillustratedinfigure5,weuseadelayelementcontrolledbyarandomnumbergenerator.
Thedesignoftherandomnumbergeneratorisoutofthescopeofthispaper.
True(5)17ImprovingDPAresistanceofQuasiDelayInsensitiveCircuitsTherefore,theDPAsignatureisexpressedby:randomnumbergenerator(TRNG)designisanimportanttopicandmanydifferenttypesofTRNGimplementationexist[9][10].
Fig.
5.
ImplementationofarandomacknowledgmentsignalLet'sdenotenthenumberofpossiblerandomdelaysimplementedinagivenarchitecture.
ndependsonthenumberofavailableacknowledgmentsignals(m)inthearchitectureandonthenumberofdelays(ki)implementedperacknowledgmentsignal.
The"n"valueiscomputedbythefollowingexpression:assumingcascadedmodules.
Iftheacknowledgmentsignalisrandomizedntimes,itmeansthatthevalueoftheattackedbitiscomputedatndifferenttimes(tj).
N/nrepresentsthenumberoftimestheattackedbitisprocessedatagiventimetjandN/2nrepresentsthenumberoftimesthequantitiesd0i(tj)andd1i(tj)ofthisbitcontributetosetS0andS1respectively.
IfweconsiderthattheNcurvesareequallysplitinbothsets(n0=n1=N/2),theaveragepowersignalofeachsetisnowexpressedby:TheDPAbiassignalisthengivenbythefollowingexpression:with;6)(6)18F.
Bouesse,M.
Renaudin,G.
SicardTheseexpressionsshowthat,insteadofhavingasinglequantityεx(tj),wehavendifferentsignificantquantitiesεx(tn)whichcorrespondtontimeswheretheattackedbitisprocessed.
Moreover,italsodemonstratesthateachquantityεx(tj)isdividedbyafactornasillustratedbythefollowingsimplification:withItmeansthat,althoughthenumberofsignificantpointsisincreasedbyn,thisapproachdividesbyntheaveragecurrentpeaksvariations.
ItoffersthepossibilitytobringdownthelevelofDPAbiassignalclosertocircuitry'snoise.
3.
2DiscussionLet'sforexampleimplementtheDPAattackusing1000plaintextinputs(N=1000).
Inthestandardapproachwheretheattackedbitisprocessedatauniquegiventime,weobtainanaverageof500currentcurvesforeachofthesetsS0andS1.
UsingourapproachwithRTSacknowledgmentsignalsandassumingn=16(forexample),weobtain16differentpoints(intermsoftime)wheretheattackedbitisprocessed.
Thereare62valuesdxi(tj)(N/ncurves)wherethisbitisprocessedattime(tj).
Eachsetthencontains31curves.
Whentheaveragepowersignalofeachsetiscalculated,valuesdxi(tj)are16timeslowerthanwithoutRTSacknowledgmentsignals.
Hence,thecontributionofdxi(tj)incurrentpeaksvariationsarereducedbyafactor16.
Therefore,tosucceedtheattackthehackerisobligedtosignificantlyincreasethenumberofacquisitions(N)ortoapplyacross-correlationfunctionwhichisexactlythegoaltoachieveintermsofattack'scomplexity.
Infact,cross-correlationremainsausefulmethodforsynchronizingdata.
Buttobefunctional,thehackermustidentifytheamountofcurrentprofileoftheattackedbit(dxi(tj))tobeusedasareference,andthencomputecross-correlationsinordertosynchronizeeachoftheNcurveswiththereference.
Knowingthat,thecross-correlationisappliedoninstantaneouscurrentcurveswhichcontainsignificantquantityofnoise.
Toincreasethedifficultyofthisanalysis,thevalueofncanbesignificantlyincreasedbydealingwiththevaluesofmandk.
Thevalueofmdependsonthearchitecture.
Itsvaluecanbeincreasedbyexpandingtheacknowledgmentsignalsofthearchitecture.
Eachbitorintermediatevalueofthedesigncanbeseparatelyacknowledged.
Thistechniqueenablesalsotoreducethedata-pathlatency.
(7)(8)19ImprovingDPAresistanceofQuasiDelayInsensitiveCircuitsThevaluesofthedelaydependonthetimespecificationtocipher/decipherdata.
Theyareboundedbythemaximumciphering/decipheringtime.
Consequently,theacknowledgementsignalsofanyasynchronousquasidelayinsensitivecircuitcanbeexploitedtointroducerandomdelaysandthereforeincreasetheDPAresistanceofthechips.
4CaseStudy:DESCrypto-processorThissectiondealswiththedifferentpossibilitiesofimplementingRTSacknowledgmentsignalsonQDIasynchronouscircuits.
TheDESwaschosenasanevaluationvectorbecausetheattackonthisalgorithmiswellknown.
Figure6representstheDEScorearchitecture,implementingafour-phasehandshakeprotocol,using1-to-Nencodeddataandbalanceddata-paths[2].
Thearchitectureiscomposedofthreeiterativeasynchronousloopssynchronizedthroughcommunicatingchannels.
Oneloopforthecipheringdata-path,thesecondforthekeydata-pathandthelastoneforthecontroldata-pathwhichenablesthecontrolofthesixteeniterationsofthealgorithm.
Forexamplelet'sapplythetechniquetothefivegreyblocksoffigure6.
Eachblockhasitsownacknowledgementsignalandthedelayinsertedineachacknowledgmentsignalcantakefourvalues.
Therefore,thereare1024possibledelayvalues(n=1024).
Itmeansthat(intermsofDPAresistance)thecurrentpeakvariationscorrespondingtodxi(tj)willbedividedby1024.
Fig.
6.
AsynchronousDEScorearchitecture20F.
Bouesse,M.
Renaudin,G.
Sicard5ResultsandAnalysis:ElectricalsimulationsElectricalsimulationsenableustoanalyzetheelectricalbehaviourofthedesignwithhighaccuracy,i.
e.
withoutdisturbingsignal(noise).
AllelectricalsimulationsareperformedwithNanosimusingtheHCMOS9designkit(0.
13!
m)fromSTMicroelectronics.
Thearchitectureusedfortheseelectricalanalysisimplementsoneacknowledgementsignalperblock.
However,fortheneedsofillustrationonlytheacknowledgmentsignaloftheinputsoftheSBOX1israndomlydelayedwith8differentdelays.
Thedefinedselectionfunction,usedtoimplementtheattack,isasfollows:D(Cn,P6,K0)=SBOX1(P6K0)withn∈{1,2,3,4}TheDPAattackhasbeenimplementedonthefouroutputbitsoftheSBOX1andonthefirstiterationoftheDESalgorithmusing64plaintextinputs(N=64).
Figure7showsthecurrentprofileofthefirstiterationwhentheRTSacknowledgmentsignalisactivatedanddeactivated.
Whenthedelayof13nsisused,thetimerequiredforprocessinganiteration(figure7-b)correspondstothetimerequiredtoprocess3iterationswithoutdelays(figure7-a).
Hencethecipheringtimeismultipliedbyafactor3.
Thisdelayischosenforthesakeofillustrationonly.
GivenalevelofDPAresistance,thedelaycanbestronglydecreasedinpractice(downtoafewnanosecondswiththistechnology)toreduceasmuchaspossiblethetimingoverheadaswellasthehardwareoverheadcausedbytheapplicationofthetechniqueFig.
7.
CurrentprofileoftheDESQDIasynchronousarchitecture.
21ImprovingDPAresistanceofQuasiDelayInsensitiveCircuitsOnlythefirstiterationsareconsideredb-withacorrectguessedkeyFig.
8.
ElectricalsignatureswhenperformedDPAattackonbit4oftheSBOX1.
Onlythefirstroundisconsideredandcomputedusingmorethan2.
100.
000point.
AstheSBOX1hasfouroutputbitsencodedindual-rail,wehave8data-paths(fromoutputstoinputs)whichenabletocompute8valuesofdxi(tj).
Let'srecallthat,dxi(tj)(d0i(tj);d1i(tj))correspondstotheamountofdissipatedpowerwhentheattackedbitisprocessedattimetj.
Forexample,let'sconsidertheoutputbit4oftheSBOX1.
Contrarytoastandardapproachandduetothe8delayshifts,thevaluesd04(tj)andd14(tj)areprocessed4timesinsteadofbeingprocessed32times,sothattheirweightsarereducedbyafactor8intosetsS1andS0.
EachofthissetenablesustocalculatetheaveragecurrentsΑ0(tj)andΑ1(tj).
22F.
Bouesse,M.
Renaudin,G.
SicardFigure8showstheseaveragecurrentprofiles(A0(tj)andA1(tj))whichareusedtocomputetheDPAbiassignal(S(tj)),alsoshowninfigure8.
PartIofthesecurvesrepresentthefirstencryptionoperationsinthefirstiteration(seefigure8).
ThispartisnotaffectedbytheRTSacknowledgmentsignalwhichisonlyappliedonSBOX1.
Infact,beforecomputingtheSBOXfunction,thechipfirstcomputesIP,ExpansionandXor48functions(figure6),sothat,inthefirstiteration,thesefunctions,arenotaffectedbytheRTSacknowledgementsignalofSBOX1.
ThisexplainswhytheamplitudeoftheaveragepowercurvestartsdecreasingafterpartIanditclearlyillustratestheeffectoftheRTSsignalonthepowercurves.
ThiscanofcoursebechangedbyactivatingtheRTSacknowledgementsignalsofblocksIP,Expansionand/orXor48.
Intheconsideredexample,64PTIicurvesareusedtoimplementtheattack.
Inthiscase,obtainingthekeybitfromtheDPAbiassignalisimpossibleasshowninfigure8.
Indeed,thereisnorelevantpeakintheDPAcurrentcurves(figure8-aand8-b).
6ConclusionThispaperpresentedacountermeasureagainstDPAbasedonrandomlytime-shiftedacknowledgmentsignalsofasynchronousQDIcircuits.
Theefficiencyofthecountermeasurewasfirsttheoreticallyformalizedandthendemonstratedusingelectricalsimulations.
ThetechniqueprinciplewasillustratedonaDESarchitecture.
generator.
7ReferencesM.
Wienered.
,Springer-Verlag,1999.
23ImprovingDPAresistanceofQuasiDelayInsensitiveCircuitsCryptology-Crypto99Proceedings,LectureNotesInComputerScienceVol.
1666,FutureworkswillbefocusedonthedesignandfabricationofaDESprototypeApril2002.
Manchester,U.
K.
implementingtheRTSacknowledgementsignalstogetherwitharandomnumberTemple,"SPA-ASynthesisableAmuletCoreforSmartcardApplications",ProceedingsoftheEighthInternationalSymposiumonAsynchronousCircuitsandbytheIEEEComputerSociety.
Systems(ASYNC2002).
Pages201-210.
Manchester,8-11/04/2002.
Published"ImprovingSmartCardSecurityusingSelf-timedCircuits",EighthInter-pp137-151,2003.
nationalSymposiumonAsynchronousCircuitsandsystems(ASYNC2002).
8-112.
SimonMoore,RossAnderson,PaulCunningham,RobertMullins,GeorgeTaylor,3.
L.
A.
Plana,P.
A.
Riocreux,W.
J.
Bainbridge,A.
Bardsley,J.
D.
GarsideandS.
4.
JacquesJ.
AFournier,SimonMoore,HuiyunLi,RobertMullins,andGerorge1.
P.
Kocher,J.
Jaffe,B.
Jun,"DifferentialPowerAnalysis,"AdvancesinTaylor,"SecurityEvalutionofAsunchronousCircuits",CHES2003,LNCS2779,5.
F.
Bouesse,M.
Renaudin,B.
Robisson,EBeigne,P.
Y.
Liardet,S.
Prevosto,J.
SystemsBordeaux,France,November24-26,2004.
2523,Springer,Berlin,Germany,ISBN3-540-00409-2,pp.
415-430.
3203,Springer,Berlin,Germany,pp.
555-564.
24Sonzogni,"DPAonQuasiDelayInsensitiveAsynchronouscircuits:ConcreteF.
Bouesse,M.
Renaudin,G.
SicardChicago,Illinois,USE,May10-11,1999.
AnalysisAttacksonSmartcards",USENIXWorkshoponSmartcardTechnology,8.
MarcRenaudin,"Asynchronouscircuitsandsystems:apromisingdesignResults",TobepublishedinXIXConferenceonDesignofCircuitsandIntegratedandmobility"(MIGAS2000),specialissueoftheMicroelectronics-EngineeringJournal,ElsevierScience,GUESTEditors:P;Senn,M.
Renaudin,J,Boussey,Vol.
6.
G.
F.
Bouesse,M.
Renaudin,S.
Dumont,F.
Germain,DPAonQuasiDelayHardwareandEmbeddedSystems(CHES2002),RedwoodShore,USA,LNCSNo.
RandomNumberGeneratorinAlteraStratixFPLDs,inJ.
Becker,M.
Platzner,S.
InsensitiveAsynchronousCircuits:FormalizationandImprovement,DATE2005.
Vernalde(Eds.
):"Field-ProgrammableLogicandApplications,"14thInternational54,N°1-2,December2000,pp.
133-149.
Conference,FPL2004,Antwerp,Belgium,August30-September1,2004,LNCSReconfigurableHardware,InC.
K.
Ko,andC.
Paar,(Eds.
):Cryptographicp.
4247.
T.
S.
MessergesandE.
A.
Dabbish,R.
H.
Sloan,"InvestigationsofPower9.
ViktorFischer,M.
Drutarovsk,TrueRandomNumberGeneratorEmbeddedinalternative",MicroelectronicforTelecommunications:managinghighcomplexity10.
V.
Fischer,M.
Drutarovsk,M.
imka,N.
Bochard,HighPerformanceTrue
Sharktech又称SK或者鲨鱼机房,是一家主打高防产品的国外商家,成立于2003年,提供的产品包括独立服务器租用、VPS云服务器等,自营机房在美国洛杉矶、丹佛、芝加哥和荷兰阿姆斯特丹等。之前我们经常分享商家提供的独立服务器产品,近期主机商针对云虚拟服务器(CVS)提供优惠码,优惠后XS套餐年付最低仅33.39美元起,支持使用支付宝、PayPal、信用卡等付款方式。下面以XS套餐为例,分享产品配...
官方网站:点击访问青果云官方网站活动方案:—————————–活动规则—————————1、选购活动产品并下单(先不要支付)2、联系我司在线客服修改价格或领取赠送时间3、确认价格已按活动政策修改正确后,支付订单,到此产品开设成功4、本活动产品可以升级,升级所需费用按产品原价计算若发生退款,按资源实际使用情况折算为产品原价再退还剩余余额! 美国洛杉矶CN2_GIACPU内存系统盘流量宽带i...
这两天在站长群里看到不少有使用DEDECMS织梦程序的朋友比较着急,因为前两天有看到来自DEDECMS,我们熟悉的织梦程序官方发布的公告,将会在10月25日开始全面商业用途的使用DEDECMS内容管理程序的会采用授权收费模式,如果我们有在个人或者企业商业用途的,需要联系且得到授权才可以使用,否则后面会通过维权的方式。对于这个事情,我们可能有些站长经历过,比如字体、图片的版权。以及有一些国内的CMS...
nanosim剪卡为你推荐
免费虚拟主机申请在哪个网站申请的免费虚拟主机可以绑定顶级域名?求高手指点!免费vps服务器如何免费搭建自己的vps服务器重庆虚拟空间重庆那里可以租用VSP主机100m网站空间50M的网页内容买100M的网站空间够用了没?虚拟主机管理系统什么虚拟主机管理系统支持W和linux操作系统apache虚拟主机用的apache配置的虚拟主机,只有第一个能打开,别的是一直等待到超时,但是在服务器能正常打开。虚拟主机mysql如何连接虚拟主机中的MYSQL论坛虚拟主机我要做个论坛,是用虚拟主机呢?还是用空间?除论坛外还有好及个单页,还带数据库。mysql虚拟主机如何建立支持PHP+MySQL的虚拟主机?长沙虚拟主机长沙哪里虚拟主机和主机托管比较关好!
虚拟空间购买 电信服务器租赁 浙江vps x3220 sharktech 踢楼 vultr美国与日本 私人服务器 suspended evssl证书 info域名 国外在线代理 中国电信测速112 网游服务器 drupal安装 免费邮件服务器 移动服务器托管 godaddy空间 创速 广州主机托管 更多