ZL307213-Input,3-OutputIEEE1588andSyncEPacketClockNetworkSynchronizerProductBriefJanuary20161MicrosemiCorporationCopyright2016.
MicrosemiCorporation.
AllRightsReserved.
FeaturesPacketNetworkFrequencyandPhaseSyncFrequencyaccuracyforGSM,WCDMA-FDD,LTE-FDDbasestationsandsmallcellsFrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,G.
8261PNTPECandCESinterfacesandG.
8263PEC-S-FPhasesynchronizationperformanceforWCDMA-TDD,TD-SCDMA,CDMA2000,LTE-TDDandLTE-AapplicationsClientholdoverandreferenceswitchingbetweenmultipleserversSupportfornewITU-Tpacketclockdraftsorrecs:G.
8263PEC,G.
8273.
2T-BC&T-TSCw/oSyncE,andG.
8273.
4T-BC-P&T-TSC-PHybridmodeformixingSyncEandIEEE1588PhysicalLayerClockSynchronizationITU-TG.
8262SyncEEECoptions1and2Low-BandwidthDPLLLow-jitteroperationfromany10MHzTCXOMasterclockjitterattenuatorreducescostbyremovingTCXO/OCXOlow-jitterrequirementHitlessreferenceswitchingHigh-resolutionholdoveraveragingNumericallycontrolledoscillatormodeInputClocksUpto3inputs,2differential/CMOS,oneCMOSAnyinputfrequencyfrom8kHzto1250MHz(8kHzto300MHzforCMOS)Per-inputactivityandfrequencymonitoringLow-JitterFractional-NAPLLand3OutputsAnyoutputfrequencyfrom<1Hzto1035MHzHigh-resolutionfractionalfrequencyconversionwith0ppmerrorEncapsulateddesignrequiresnoexternalVCXOorloopfiltercomponentsOutputjitteraslowas0.
25psRMS(12kHz-20MHzintegrationband)OutputsareCMLor2xCMOS,caninterfacetoLVDS,LVPECL,HSTL,SSTLandHCSLPer-outputsupplypinwithCMOSoutputvoltagesfrom1.
5Vto3.
3VPreciseoutputalignmentcircuitryandper-outputphaseadjustmentPer-outputenable/disableandglitchlessstart/stop(stophighorlow)GeneralFeaturesAutomaticself-configurationatpower-upfrominternalEEPROM;uptofourconfigurationsInput-to-outputalignmentwithexternalfeedbackSPIorI2CprocessorInterfaceEasy-to-useevaluationsoftwareFigure1-FunctionalBlockDiagramOrderingInformationZL30721LFG764PinLGATraysZL30721LFF764PinLGATapeandReelNiAuPackagesize:5x10mm-40Cto+85CZL30721ProductBrief2MicrosemiCorporation1.
ApplicationExamplesFigure2–TelecomTimingCardApplication,TCXO+Crystal/XOforLowestJitterFigure3–TelecomTimingCardApplication,TCXOOnly2.
DetailedFeatures2.
1TimeSynchronizationAlgorithmExternalalgorithmcontrolssoftwaredigitalPLLtoadjustfrequencyandphasealignmentFrequency,phaseandtimesynchronizationoverIP,MPLSandEthernetpacketnetworksFrequencyaccuracyperformanceforGSM,WCDMA-FDD,LTE-FDDfemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplications,withtargetperformancelessthan±15ppbFrequencyperformanceforITU-TG.
8263forPEC-S-F(PacketEquipmentClock-Slave-Frequency)FrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,aswellasG.
8261PNTEEC,PNTPECandCESinterfacespecificationsPhasesynchronizationperformanceforWCDMA-TDD,MobileWiMAX,TD-SCDMA,CDMA2000,LTE-TDDandLTE-Afemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplicationswithtargetperformancelessthan±1sphasealignment.
PhaseperformanceforITU-TpacketclockdraftsorrecommendationsindevelopmentoITU-TG.
8273.
2T-BC&T-TSC,whennotusingSyncEinputoITU-TG.
8273.
4T-BC-P&T-TSC-PSupportshybridmodeformixingSyncEandIEEE1588inputsTimeSynchronizationforTAI,UTC-traceabilityandGNSS/GPSreplacement.
ClientreferenceswitchingbetweenmultipleserversClientholdoverwhenserverpacketconnectivityislostClientsynchronizationtobestserverwithmonitoringofsecondaryserverreferences2.
2MasterClockJitterAttenuatorandMultiplierEnablestheDPLLtooperatefromanyTCXOorOCXO10MHzregardlessofjitterWhenalow-costcrystalorXOisused,outputjitterdependsoncrystal/XO,notonTCXO/OCXOjitterReducescostbyremovingtightjitterrequirementfromTCXOorOCXO2.
3InputBlockFeaturesUptothreeinputclocks,twodifferentialorsingle-ended,onesingle-endedInputclockscanbeanyfrequencyfrom8kHzupto1250MHz(differential)or300MHz(single-ended)ZL30721ZL30721ZL30721ProductBrief3MicrosemiCorporationSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTN,wirelessInputsconstantlymonitoredbyprogrammableactivitymonitorsandfrequencymonitorsFastactivitymonitorcandisqualifytheselectedreferenceafterafewmissingclockcyclesFrequencymeasurementandmonitoringwith1ppmresolutionandaccept/rejecthysteresisOptionalinputclockinvalidationonGPIOassertiontoreacttoLOSsignalsfromPHYs2.
4ElectricalClockEngineFeaturesVeryhigh-resolutionDPLLarchitectureStatemachineautomaticallytransitionsbetweentrackingandfreerun/holdoverstatesRevertiveornonrevertivereferenceselectionalgorithmProgrammablebandwidthfrom0.
1Hzto10HzLessthan0.
1dBgainpeakingProgrammablephase-slopelimitingProgrammabletrackingrange(i.
e.
hold-inrange)Trulyhitlessreferenceswitchingwith<200psoutputclockphasetransientoPhysical-clock-to-physical-clockreferenceswitchingoPhysical-clock-to-packet-timingreferenceswitchingoPacket-timing-to-physical-clockreferenceswitchingoPacket-timing-to-packet-timingreferenceswitchingSupportforSyncEandSONET/SDHequipmentclockspecificationsoITU-TG.
8262option1EECoITU-TG.
8262option2EECoITU-TG.
813option1SECoIUT-TG.
813option2SECOutputphaseadjustmentin10psstepsHigh-resolutionfrequencyandphasemeasurementFastdetectionofinputclockfailureandtransitiontoholdovermodeHoldoverfrequencyaveragingwithprogrammableaveragingtimeanddelaytime2.
5APLLFeaturesVeryhigh-resolutionfractionalscaling(i.
e.
non-integermultiplication)Any-to-anyfrequencyconversionwith0ppmerrorTwohigh-speeddividers(integers4to15,halfdivides4.
5to7.
5)Easy-to-configure,completelyencapsulateddesignrequiresnoexternalVCXOorloopfiltercomponents2.
6OutputClockFeaturesThreelow-jitteroutputclocksEachoutputcanbeonedifferentialoutputortwoCMOSoutputsOutputclockscanbeanyfrequencyfrom1Hzto1035MHz(250MHzmaxforCMOSandHSTLoutputs)Outputjitteraslowas0.
25psRMS(12kHzto20MHz)InCMOSmode,anadditionaldividerallowstheOCxNpintobeanintegerdivisoroftheOCxPpin(Example1:OC3P125MHz,OC3N25MHz.
Example2:OC2P25MHz,OC2N1Hz)OutputseasilyinterfacewithCML,LVDS,LVPECL,HSTL,SSTL,HCSLandCMOScomponentsSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTNSophisticatedoutput-to-outputphasealignmentPer-outputphaseadjustmentwithhighresolutionandunlimitedrangePer-outputenable/disablePer-outputglitchlessstart/stop(stophighorlow)2.
7GeneralFeaturesSPIorI2CserialmicroprocessorinterfaceAutomaticself-configurationatpower-upfrominternalEEPROMmemory;pincontroltospecifyoneoffourstoredconfigurationsNumericallycontrolledoscillator(NCO)modeallowssystemsoftwaretosteerDPLLfrequencywithresolutionbetterthan0.
01ppbZL30721ProductBrief4MicrosemiCorporationInput-to-outputalignmentwithexternalfeedbackUptoeightgeneral-purposeI/OpinseachwithmanypossiblestatusandcontroloptionsOutputframesyncsignals:2kHzor8kHz(SONET/SDH),1Hz(IEEE1588)orotherfrequencyInternalcompensationforlocaloscillatorfrequencyerror2.
8APISoftwareInterfacesto1588-capablePHYsandswitcheswithintegratedtimestampingAbstractionlayerforindependencefromOSandCPU,fromembeddedSoCtohome-grownFitsintocentralized,highlyintegrated"pizzabox"architecturesaswellasdistributedarchitectureswithmultiplelinecardsandtimingcards3.
ApplicationsITU-TG.
8262systemtimingcardsforSynchronousEthernetsystemsSystemtimingcardswhichsupportITU-TG.
781SETS(SDHEquipmentTimingSource)IntegratedbasestationreferencesynchronizationforairinterfacesforoGSM,WCDMA,TD-SCDMA,LTEandLTE-AoFDDorTDDmobiletechnologyoFemtocells,smallcells(residential,urban,rural,enterprise),picocellsandmacrocellsMobileBackhaulNID,cell-siterouter,edgeswitch/router,microwaveoraccessaggregationnodeEPON/GPONOLTandONU/ONTDSLAMandRT-DSLAM10G,40Gand100GlinecardsSONET/SDH,FibreChannel,XAUI4.
PinDiagramThedeviceispackagedina5x10mm64-pinLGA.
ZL30721ProductBrief5MicrosemiCorporation5.
MechanicalDrawingSYMBOLCOMMONDIMENSIONSMINTYPMAXTOTALTHICKNESSA------1SUBSTRATETHICKNESSA10.
19REFMOLDTHICKNESSA20.
7REFBODYSIZED10BSCE5BSCLEADWIDTHW0.
20.
250.
3LEADLENGTHL0.
350.
40.
45LEADPITCHe0.
4BSCLEADCOUNTn64EDGELEADCENTERTOCENTERD18.
4BSCE13.
6BSCBODYCENTERTOLEADSD0.
2BSCSE0.
2BSCPACKAGEEDGETOLERANCEaaa0.
1MOLDFLATNESSbbb0.
2COPLANARITYddd0.
08Dimensionsinmm.
MicrosemiCorporateHeadquartersOneEnterpriseAlisoViejo,CA92656USAWithintheUSA:+1(800)713-4113OutsidetheUSA:+1(949)380-6100Sales:+1(949)380-6136Fax:+1(949)215-4996E-mail:sales.
support@microsemi.
com2016MicrosemiCorporation.
Allrightsreserved.
MicrosemiandtheMicrosemilogoaretrademarksofMicrosemiCorporation.
Allothertrademarksandservicemarksarethepropertyoftheirrespectiveowners.
MicrosemiCorporation(Nasdaq:MSCC)offersacomprehensiveportfolioofsemiconductorandsystemsolutionsforcommunications,defense&security,aerospaceandindustrialmarkets.
Productsincludehigh-performanceandradiation-hardenedanalogmixed-signalintegratedcircuits,FPGAs,SoCsandASICs;powermanagementproducts;timingandsynchronizationdevicesandprecisetimesolutions,settingtheworld'sstandardfortime;voiceprocessingdevices;RFsolutions;discretecomponents;securitytechnologiesandscalableanti-tamperproducts;Power-over-EthernetICsandmidspans;aswellascustomdesigncapabilitiesandservices.
MicrosemiisheadquarteredinAlisoViejo,Calif.
,andhasapproximately3,400employeesglobally.
Learnmoreatwww.
microsemi.
com.
Microsemimakesnowarranty,representation,orguaranteeregardingtheinformationcontainedhereinorthesuitabilityofitsproductsandservicesforanyparticularpurpose,nordoesMicrosemiassumeanyliabilitywhatsoeverarisingoutoftheapplicationoruseofanyproductorcircuit.
TheproductssoldhereunderandanyotherproductssoldbyMicrosemihavebeensubjecttolimitedtestingandshouldnotbeusedinconjunctionwithmission-criticalequipmentorapplications.
Anyperformancespecificationsarebelievedtobereliablebutarenotverified,andBuyermustconductandcompleteallperformanceandothertestingoftheproducts,aloneandtogetherwith,orinstalledin,anyend-products.
BuyershallnotrelyonanydataandperformancespecificationsorparametersprovidedbyMicrosemi.
ItistheBuyer'sresponsibilitytoindependentlydeterminesuitabilityofanyproductsandtotestandverifythesame.
TheinformationprovidedbyMicrosemihereunderisprovided"asis,whereis"andwithallfaults,andtheentireriskassociatedwithsuchinformationisentirelywiththeBuyer.
Microsemidoesnotgrant,explicitlyorimplicitly,toanypartyanypatentrights,licenses,oranyotherIPrights,whetherwithregardtosuchinformationitselforanythingdescribedbysuchinformation.
InformationprovidedinthisdocumentisproprietarytoMicrosemi,andMicrosemireservestherighttomakeanychangestotheinformationinthisdocumentortoanyproductsandservicesatanytimewithoutnotice.
95idc是一家香港公司,主要产品香港GIA线路沙田CN2线路独服,美国CERA高防服务器,日本CN2直连服务器,即日起,购买香港/日本云主机,在今年3月份,95IDC推出来一款香港物理机/香港多ip站群服务器,BGP+CN2线路终身7折,月付350元起。不过今天,推荐一个价格更美的香港物理机,5个ip,BGP+CN2线路,月付299元起,有需要的,可以关注一下。95idc优惠码:优惠码:596J...
从介绍看啊,新增的HostYun 俄罗斯机房采用的是双向CN2线路,其他的像香港和日本机房,均为国内直连线路,访问质量不错。HostYun商家通用九折优惠码:HostYun内存CPUSSD流量带宽价格(原价)购买地址1G1核10G300G/月200M28元/月购买链接1G1核10G500G/月200M38元/月购买链接1G1核20G900G/月200M68元/月购买链接2G1核30G1500G/月...
LayerStack(成立于2017年),当前正在9折促销旗下的云服务器,LayerStack的云服务器采用第 3 代 AMD EPYC™ (霄龙) 处理器,DDR4内存和企业级 PCIe Gen 4 NVMe SSD。数据中心可选中国香港、日本、新加坡和洛杉矶!其中中国香港、日本和新加坡分为国际线路和CN2线路,如果选择CN2线路,价格每月要+3.2美元,付款支持paypal,支付宝,信用卡等!...
clienthold为你推荐
海外虚拟主机国外虚拟主机那个比较好一点呀?主机租用注册域名主机租用国际域名国际域名是什么?虚拟主机租用虚拟主机服务器租用要怎么选择?国外主机空间可以购买国外主机(空间一样吗?)来做私服吗?台湾vps香港vps和台湾vps哪个好用海外域名求国外域名商列表免费域名空间哪个免费空间的域名最好域名备案域名备案需要什么免费网站空间如何免费做网站 免费域名+免费空间+免费网站
域名到期查询 网站域名备案 已备案域名出售 腾讯云盘 asp.net主机 全球付 l5639 rackspace 表单样式 网站保姆 个人免费空间 云全民 工信部icp备案号 中国电信测网速 gtt 空间首页登陆 海外空间 免费asp空间 php服务器 乐视会员免费领取 更多