networksclienthold
clienthold 时间:2021-01-17 阅读:()
ZL307213-Input,3-OutputIEEE1588andSyncEPacketClockNetworkSynchronizerProductBriefJanuary20161MicrosemiCorporationCopyright2016.
MicrosemiCorporation.
AllRightsReserved.
FeaturesPacketNetworkFrequencyandPhaseSyncFrequencyaccuracyforGSM,WCDMA-FDD,LTE-FDDbasestationsandsmallcellsFrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,G.
8261PNTPECandCESinterfacesandG.
8263PEC-S-FPhasesynchronizationperformanceforWCDMA-TDD,TD-SCDMA,CDMA2000,LTE-TDDandLTE-AapplicationsClientholdoverandreferenceswitchingbetweenmultipleserversSupportfornewITU-Tpacketclockdraftsorrecs:G.
8263PEC,G.
8273.
2T-BC&T-TSCw/oSyncE,andG.
8273.
4T-BC-P&T-TSC-PHybridmodeformixingSyncEandIEEE1588PhysicalLayerClockSynchronizationITU-TG.
8262SyncEEECoptions1and2Low-BandwidthDPLLLow-jitteroperationfromany10MHzTCXOMasterclockjitterattenuatorreducescostbyremovingTCXO/OCXOlow-jitterrequirementHitlessreferenceswitchingHigh-resolutionholdoveraveragingNumericallycontrolledoscillatormodeInputClocksUpto3inputs,2differential/CMOS,oneCMOSAnyinputfrequencyfrom8kHzto1250MHz(8kHzto300MHzforCMOS)Per-inputactivityandfrequencymonitoringLow-JitterFractional-NAPLLand3OutputsAnyoutputfrequencyfrom<1Hzto1035MHzHigh-resolutionfractionalfrequencyconversionwith0ppmerrorEncapsulateddesignrequiresnoexternalVCXOorloopfiltercomponentsOutputjitteraslowas0.
25psRMS(12kHz-20MHzintegrationband)OutputsareCMLor2xCMOS,caninterfacetoLVDS,LVPECL,HSTL,SSTLandHCSLPer-outputsupplypinwithCMOSoutputvoltagesfrom1.
5Vto3.
3VPreciseoutputalignmentcircuitryandper-outputphaseadjustmentPer-outputenable/disableandglitchlessstart/stop(stophighorlow)GeneralFeaturesAutomaticself-configurationatpower-upfrominternalEEPROM;uptofourconfigurationsInput-to-outputalignmentwithexternalfeedbackSPIorI2CprocessorInterfaceEasy-to-useevaluationsoftwareFigure1-FunctionalBlockDiagramOrderingInformationZL30721LFG764PinLGATraysZL30721LFF764PinLGATapeandReelNiAuPackagesize:5x10mm-40Cto+85CZL30721ProductBrief2MicrosemiCorporation1.
ApplicationExamplesFigure2–TelecomTimingCardApplication,TCXO+Crystal/XOforLowestJitterFigure3–TelecomTimingCardApplication,TCXOOnly2.
DetailedFeatures2.
1TimeSynchronizationAlgorithmExternalalgorithmcontrolssoftwaredigitalPLLtoadjustfrequencyandphasealignmentFrequency,phaseandtimesynchronizationoverIP,MPLSandEthernetpacketnetworksFrequencyaccuracyperformanceforGSM,WCDMA-FDD,LTE-FDDfemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplications,withtargetperformancelessthan±15ppbFrequencyperformanceforITU-TG.
8263forPEC-S-F(PacketEquipmentClock-Slave-Frequency)FrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,aswellasG.
8261PNTEEC,PNTPECandCESinterfacespecificationsPhasesynchronizationperformanceforWCDMA-TDD,MobileWiMAX,TD-SCDMA,CDMA2000,LTE-TDDandLTE-Afemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplicationswithtargetperformancelessthan±1sphasealignment.
PhaseperformanceforITU-TpacketclockdraftsorrecommendationsindevelopmentoITU-TG.
8273.
2T-BC&T-TSC,whennotusingSyncEinputoITU-TG.
8273.
4T-BC-P&T-TSC-PSupportshybridmodeformixingSyncEandIEEE1588inputsTimeSynchronizationforTAI,UTC-traceabilityandGNSS/GPSreplacement.
ClientreferenceswitchingbetweenmultipleserversClientholdoverwhenserverpacketconnectivityislostClientsynchronizationtobestserverwithmonitoringofsecondaryserverreferences2.
2MasterClockJitterAttenuatorandMultiplierEnablestheDPLLtooperatefromanyTCXOorOCXO10MHzregardlessofjitterWhenalow-costcrystalorXOisused,outputjitterdependsoncrystal/XO,notonTCXO/OCXOjitterReducescostbyremovingtightjitterrequirementfromTCXOorOCXO2.
3InputBlockFeaturesUptothreeinputclocks,twodifferentialorsingle-ended,onesingle-endedInputclockscanbeanyfrequencyfrom8kHzupto1250MHz(differential)or300MHz(single-ended)ZL30721ZL30721ZL30721ProductBrief3MicrosemiCorporationSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTN,wirelessInputsconstantlymonitoredbyprogrammableactivitymonitorsandfrequencymonitorsFastactivitymonitorcandisqualifytheselectedreferenceafterafewmissingclockcyclesFrequencymeasurementandmonitoringwith1ppmresolutionandaccept/rejecthysteresisOptionalinputclockinvalidationonGPIOassertiontoreacttoLOSsignalsfromPHYs2.
4ElectricalClockEngineFeaturesVeryhigh-resolutionDPLLarchitectureStatemachineautomaticallytransitionsbetweentrackingandfreerun/holdoverstatesRevertiveornonrevertivereferenceselectionalgorithmProgrammablebandwidthfrom0.
1Hzto10HzLessthan0.
1dBgainpeakingProgrammablephase-slopelimitingProgrammabletrackingrange(i.
e.
hold-inrange)Trulyhitlessreferenceswitchingwith<200psoutputclockphasetransientoPhysical-clock-to-physical-clockreferenceswitchingoPhysical-clock-to-packet-timingreferenceswitchingoPacket-timing-to-physical-clockreferenceswitchingoPacket-timing-to-packet-timingreferenceswitchingSupportforSyncEandSONET/SDHequipmentclockspecificationsoITU-TG.
8262option1EECoITU-TG.
8262option2EECoITU-TG.
813option1SECoIUT-TG.
813option2SECOutputphaseadjustmentin10psstepsHigh-resolutionfrequencyandphasemeasurementFastdetectionofinputclockfailureandtransitiontoholdovermodeHoldoverfrequencyaveragingwithprogrammableaveragingtimeanddelaytime2.
5APLLFeaturesVeryhigh-resolutionfractionalscaling(i.
e.
non-integermultiplication)Any-to-anyfrequencyconversionwith0ppmerrorTwohigh-speeddividers(integers4to15,halfdivides4.
5to7.
5)Easy-to-configure,completelyencapsulateddesignrequiresnoexternalVCXOorloopfiltercomponents2.
6OutputClockFeaturesThreelow-jitteroutputclocksEachoutputcanbeonedifferentialoutputortwoCMOSoutputsOutputclockscanbeanyfrequencyfrom1Hzto1035MHz(250MHzmaxforCMOSandHSTLoutputs)Outputjitteraslowas0.
25psRMS(12kHzto20MHz)InCMOSmode,anadditionaldividerallowstheOCxNpintobeanintegerdivisoroftheOCxPpin(Example1:OC3P125MHz,OC3N25MHz.
Example2:OC2P25MHz,OC2N1Hz)OutputseasilyinterfacewithCML,LVDS,LVPECL,HSTL,SSTL,HCSLandCMOScomponentsSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTNSophisticatedoutput-to-outputphasealignmentPer-outputphaseadjustmentwithhighresolutionandunlimitedrangePer-outputenable/disablePer-outputglitchlessstart/stop(stophighorlow)2.
7GeneralFeaturesSPIorI2CserialmicroprocessorinterfaceAutomaticself-configurationatpower-upfrominternalEEPROMmemory;pincontroltospecifyoneoffourstoredconfigurationsNumericallycontrolledoscillator(NCO)modeallowssystemsoftwaretosteerDPLLfrequencywithresolutionbetterthan0.
01ppbZL30721ProductBrief4MicrosemiCorporationInput-to-outputalignmentwithexternalfeedbackUptoeightgeneral-purposeI/OpinseachwithmanypossiblestatusandcontroloptionsOutputframesyncsignals:2kHzor8kHz(SONET/SDH),1Hz(IEEE1588)orotherfrequencyInternalcompensationforlocaloscillatorfrequencyerror2.
8APISoftwareInterfacesto1588-capablePHYsandswitcheswithintegratedtimestampingAbstractionlayerforindependencefromOSandCPU,fromembeddedSoCtohome-grownFitsintocentralized,highlyintegrated"pizzabox"architecturesaswellasdistributedarchitectureswithmultiplelinecardsandtimingcards3.
ApplicationsITU-TG.
8262systemtimingcardsforSynchronousEthernetsystemsSystemtimingcardswhichsupportITU-TG.
781SETS(SDHEquipmentTimingSource)IntegratedbasestationreferencesynchronizationforairinterfacesforoGSM,WCDMA,TD-SCDMA,LTEandLTE-AoFDDorTDDmobiletechnologyoFemtocells,smallcells(residential,urban,rural,enterprise),picocellsandmacrocellsMobileBackhaulNID,cell-siterouter,edgeswitch/router,microwaveoraccessaggregationnodeEPON/GPONOLTandONU/ONTDSLAMandRT-DSLAM10G,40Gand100GlinecardsSONET/SDH,FibreChannel,XAUI4.
PinDiagramThedeviceispackagedina5x10mm64-pinLGA.
ZL30721ProductBrief5MicrosemiCorporation5.
MechanicalDrawingSYMBOLCOMMONDIMENSIONSMINTYPMAXTOTALTHICKNESSA------1SUBSTRATETHICKNESSA10.
19REFMOLDTHICKNESSA20.
7REFBODYSIZED10BSCE5BSCLEADWIDTHW0.
20.
250.
3LEADLENGTHL0.
350.
40.
45LEADPITCHe0.
4BSCLEADCOUNTn64EDGELEADCENTERTOCENTERD18.
4BSCE13.
6BSCBODYCENTERTOLEADSD0.
2BSCSE0.
2BSCPACKAGEEDGETOLERANCEaaa0.
1MOLDFLATNESSbbb0.
2COPLANARITYddd0.
08Dimensionsinmm.
MicrosemiCorporateHeadquartersOneEnterpriseAlisoViejo,CA92656USAWithintheUSA:+1(800)713-4113OutsidetheUSA:+1(949)380-6100Sales:+1(949)380-6136Fax:+1(949)215-4996E-mail:sales.
support@microsemi.
com2016MicrosemiCorporation.
Allrightsreserved.
MicrosemiandtheMicrosemilogoaretrademarksofMicrosemiCorporation.
Allothertrademarksandservicemarksarethepropertyoftheirrespectiveowners.
MicrosemiCorporation(Nasdaq:MSCC)offersacomprehensiveportfolioofsemiconductorandsystemsolutionsforcommunications,defense&security,aerospaceandindustrialmarkets.
Productsincludehigh-performanceandradiation-hardenedanalogmixed-signalintegratedcircuits,FPGAs,SoCsandASICs;powermanagementproducts;timingandsynchronizationdevicesandprecisetimesolutions,settingtheworld'sstandardfortime;voiceprocessingdevices;RFsolutions;discretecomponents;securitytechnologiesandscalableanti-tamperproducts;Power-over-EthernetICsandmidspans;aswellascustomdesigncapabilitiesandservices.
MicrosemiisheadquarteredinAlisoViejo,Calif.
,andhasapproximately3,400employeesglobally.
Learnmoreatwww.
microsemi.
com.
Microsemimakesnowarranty,representation,orguaranteeregardingtheinformationcontainedhereinorthesuitabilityofitsproductsandservicesforanyparticularpurpose,nordoesMicrosemiassumeanyliabilitywhatsoeverarisingoutoftheapplicationoruseofanyproductorcircuit.
TheproductssoldhereunderandanyotherproductssoldbyMicrosemihavebeensubjecttolimitedtestingandshouldnotbeusedinconjunctionwithmission-criticalequipmentorapplications.
Anyperformancespecificationsarebelievedtobereliablebutarenotverified,andBuyermustconductandcompleteallperformanceandothertestingoftheproducts,aloneandtogetherwith,orinstalledin,anyend-products.
BuyershallnotrelyonanydataandperformancespecificationsorparametersprovidedbyMicrosemi.
ItistheBuyer'sresponsibilitytoindependentlydeterminesuitabilityofanyproductsandtotestandverifythesame.
TheinformationprovidedbyMicrosemihereunderisprovided"asis,whereis"andwithallfaults,andtheentireriskassociatedwithsuchinformationisentirelywiththeBuyer.
Microsemidoesnotgrant,explicitlyorimplicitly,toanypartyanypatentrights,licenses,oranyotherIPrights,whetherwithregardtosuchinformationitselforanythingdescribedbysuchinformation.
InformationprovidedinthisdocumentisproprietarytoMicrosemi,andMicrosemireservestherighttomakeanychangestotheinformationinthisdocumentortoanyproductsandservicesatanytimewithoutnotice.
MicrosemiCorporation.
AllRightsReserved.
FeaturesPacketNetworkFrequencyandPhaseSyncFrequencyaccuracyforGSM,WCDMA-FDD,LTE-FDDbasestationsandsmallcellsFrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,G.
8261PNTPECandCESinterfacesandG.
8263PEC-S-FPhasesynchronizationperformanceforWCDMA-TDD,TD-SCDMA,CDMA2000,LTE-TDDandLTE-AapplicationsClientholdoverandreferenceswitchingbetweenmultipleserversSupportfornewITU-Tpacketclockdraftsorrecs:G.
8263PEC,G.
8273.
2T-BC&T-TSCw/oSyncE,andG.
8273.
4T-BC-P&T-TSC-PHybridmodeformixingSyncEandIEEE1588PhysicalLayerClockSynchronizationITU-TG.
8262SyncEEECoptions1and2Low-BandwidthDPLLLow-jitteroperationfromany10MHzTCXOMasterclockjitterattenuatorreducescostbyremovingTCXO/OCXOlow-jitterrequirementHitlessreferenceswitchingHigh-resolutionholdoveraveragingNumericallycontrolledoscillatormodeInputClocksUpto3inputs,2differential/CMOS,oneCMOSAnyinputfrequencyfrom8kHzto1250MHz(8kHzto300MHzforCMOS)Per-inputactivityandfrequencymonitoringLow-JitterFractional-NAPLLand3OutputsAnyoutputfrequencyfrom<1Hzto1035MHzHigh-resolutionfractionalfrequencyconversionwith0ppmerrorEncapsulateddesignrequiresnoexternalVCXOorloopfiltercomponentsOutputjitteraslowas0.
25psRMS(12kHz-20MHzintegrationband)OutputsareCMLor2xCMOS,caninterfacetoLVDS,LVPECL,HSTL,SSTLandHCSLPer-outputsupplypinwithCMOSoutputvoltagesfrom1.
5Vto3.
3VPreciseoutputalignmentcircuitryandper-outputphaseadjustmentPer-outputenable/disableandglitchlessstart/stop(stophighorlow)GeneralFeaturesAutomaticself-configurationatpower-upfrominternalEEPROM;uptofourconfigurationsInput-to-outputalignmentwithexternalfeedbackSPIorI2CprocessorInterfaceEasy-to-useevaluationsoftwareFigure1-FunctionalBlockDiagramOrderingInformationZL30721LFG764PinLGATraysZL30721LFF764PinLGATapeandReelNiAuPackagesize:5x10mm-40Cto+85CZL30721ProductBrief2MicrosemiCorporation1.
ApplicationExamplesFigure2–TelecomTimingCardApplication,TCXO+Crystal/XOforLowestJitterFigure3–TelecomTimingCardApplication,TCXOOnly2.
DetailedFeatures2.
1TimeSynchronizationAlgorithmExternalalgorithmcontrolssoftwaredigitalPLLtoadjustfrequencyandphasealignmentFrequency,phaseandtimesynchronizationoverIP,MPLSandEthernetpacketnetworksFrequencyaccuracyperformanceforGSM,WCDMA-FDD,LTE-FDDfemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplications,withtargetperformancelessthan±15ppbFrequencyperformanceforITU-TG.
8263forPEC-S-F(PacketEquipmentClock-Slave-Frequency)FrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,aswellasG.
8261PNTEEC,PNTPECandCESinterfacespecificationsPhasesynchronizationperformanceforWCDMA-TDD,MobileWiMAX,TD-SCDMA,CDMA2000,LTE-TDDandLTE-Afemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplicationswithtargetperformancelessthan±1sphasealignment.
PhaseperformanceforITU-TpacketclockdraftsorrecommendationsindevelopmentoITU-TG.
8273.
2T-BC&T-TSC,whennotusingSyncEinputoITU-TG.
8273.
4T-BC-P&T-TSC-PSupportshybridmodeformixingSyncEandIEEE1588inputsTimeSynchronizationforTAI,UTC-traceabilityandGNSS/GPSreplacement.
ClientreferenceswitchingbetweenmultipleserversClientholdoverwhenserverpacketconnectivityislostClientsynchronizationtobestserverwithmonitoringofsecondaryserverreferences2.
2MasterClockJitterAttenuatorandMultiplierEnablestheDPLLtooperatefromanyTCXOorOCXO10MHzregardlessofjitterWhenalow-costcrystalorXOisused,outputjitterdependsoncrystal/XO,notonTCXO/OCXOjitterReducescostbyremovingtightjitterrequirementfromTCXOorOCXO2.
3InputBlockFeaturesUptothreeinputclocks,twodifferentialorsingle-ended,onesingle-endedInputclockscanbeanyfrequencyfrom8kHzupto1250MHz(differential)or300MHz(single-ended)ZL30721ZL30721ZL30721ProductBrief3MicrosemiCorporationSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTN,wirelessInputsconstantlymonitoredbyprogrammableactivitymonitorsandfrequencymonitorsFastactivitymonitorcandisqualifytheselectedreferenceafterafewmissingclockcyclesFrequencymeasurementandmonitoringwith1ppmresolutionandaccept/rejecthysteresisOptionalinputclockinvalidationonGPIOassertiontoreacttoLOSsignalsfromPHYs2.
4ElectricalClockEngineFeaturesVeryhigh-resolutionDPLLarchitectureStatemachineautomaticallytransitionsbetweentrackingandfreerun/holdoverstatesRevertiveornonrevertivereferenceselectionalgorithmProgrammablebandwidthfrom0.
1Hzto10HzLessthan0.
1dBgainpeakingProgrammablephase-slopelimitingProgrammabletrackingrange(i.
e.
hold-inrange)Trulyhitlessreferenceswitchingwith<200psoutputclockphasetransientoPhysical-clock-to-physical-clockreferenceswitchingoPhysical-clock-to-packet-timingreferenceswitchingoPacket-timing-to-physical-clockreferenceswitchingoPacket-timing-to-packet-timingreferenceswitchingSupportforSyncEandSONET/SDHequipmentclockspecificationsoITU-TG.
8262option1EECoITU-TG.
8262option2EECoITU-TG.
813option1SECoIUT-TG.
813option2SECOutputphaseadjustmentin10psstepsHigh-resolutionfrequencyandphasemeasurementFastdetectionofinputclockfailureandtransitiontoholdovermodeHoldoverfrequencyaveragingwithprogrammableaveragingtimeanddelaytime2.
5APLLFeaturesVeryhigh-resolutionfractionalscaling(i.
e.
non-integermultiplication)Any-to-anyfrequencyconversionwith0ppmerrorTwohigh-speeddividers(integers4to15,halfdivides4.
5to7.
5)Easy-to-configure,completelyencapsulateddesignrequiresnoexternalVCXOorloopfiltercomponents2.
6OutputClockFeaturesThreelow-jitteroutputclocksEachoutputcanbeonedifferentialoutputortwoCMOSoutputsOutputclockscanbeanyfrequencyfrom1Hzto1035MHz(250MHzmaxforCMOSandHSTLoutputs)Outputjitteraslowas0.
25psRMS(12kHzto20MHz)InCMOSmode,anadditionaldividerallowstheOCxNpintobeanintegerdivisoroftheOCxPpin(Example1:OC3P125MHz,OC3N25MHz.
Example2:OC2P25MHz,OC2N1Hz)OutputseasilyinterfacewithCML,LVDS,LVPECL,HSTL,SSTL,HCSLandCMOScomponentsSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTNSophisticatedoutput-to-outputphasealignmentPer-outputphaseadjustmentwithhighresolutionandunlimitedrangePer-outputenable/disablePer-outputglitchlessstart/stop(stophighorlow)2.
7GeneralFeaturesSPIorI2CserialmicroprocessorinterfaceAutomaticself-configurationatpower-upfrominternalEEPROMmemory;pincontroltospecifyoneoffourstoredconfigurationsNumericallycontrolledoscillator(NCO)modeallowssystemsoftwaretosteerDPLLfrequencywithresolutionbetterthan0.
01ppbZL30721ProductBrief4MicrosemiCorporationInput-to-outputalignmentwithexternalfeedbackUptoeightgeneral-purposeI/OpinseachwithmanypossiblestatusandcontroloptionsOutputframesyncsignals:2kHzor8kHz(SONET/SDH),1Hz(IEEE1588)orotherfrequencyInternalcompensationforlocaloscillatorfrequencyerror2.
8APISoftwareInterfacesto1588-capablePHYsandswitcheswithintegratedtimestampingAbstractionlayerforindependencefromOSandCPU,fromembeddedSoCtohome-grownFitsintocentralized,highlyintegrated"pizzabox"architecturesaswellasdistributedarchitectureswithmultiplelinecardsandtimingcards3.
ApplicationsITU-TG.
8262systemtimingcardsforSynchronousEthernetsystemsSystemtimingcardswhichsupportITU-TG.
781SETS(SDHEquipmentTimingSource)IntegratedbasestationreferencesynchronizationforairinterfacesforoGSM,WCDMA,TD-SCDMA,LTEandLTE-AoFDDorTDDmobiletechnologyoFemtocells,smallcells(residential,urban,rural,enterprise),picocellsandmacrocellsMobileBackhaulNID,cell-siterouter,edgeswitch/router,microwaveoraccessaggregationnodeEPON/GPONOLTandONU/ONTDSLAMandRT-DSLAM10G,40Gand100GlinecardsSONET/SDH,FibreChannel,XAUI4.
PinDiagramThedeviceispackagedina5x10mm64-pinLGA.
ZL30721ProductBrief5MicrosemiCorporation5.
MechanicalDrawingSYMBOLCOMMONDIMENSIONSMINTYPMAXTOTALTHICKNESSA------1SUBSTRATETHICKNESSA10.
19REFMOLDTHICKNESSA20.
7REFBODYSIZED10BSCE5BSCLEADWIDTHW0.
20.
250.
3LEADLENGTHL0.
350.
40.
45LEADPITCHe0.
4BSCLEADCOUNTn64EDGELEADCENTERTOCENTERD18.
4BSCE13.
6BSCBODYCENTERTOLEADSD0.
2BSCSE0.
2BSCPACKAGEEDGETOLERANCEaaa0.
1MOLDFLATNESSbbb0.
2COPLANARITYddd0.
08Dimensionsinmm.
MicrosemiCorporateHeadquartersOneEnterpriseAlisoViejo,CA92656USAWithintheUSA:+1(800)713-4113OutsidetheUSA:+1(949)380-6100Sales:+1(949)380-6136Fax:+1(949)215-4996E-mail:sales.
support@microsemi.
com2016MicrosemiCorporation.
Allrightsreserved.
MicrosemiandtheMicrosemilogoaretrademarksofMicrosemiCorporation.
Allothertrademarksandservicemarksarethepropertyoftheirrespectiveowners.
MicrosemiCorporation(Nasdaq:MSCC)offersacomprehensiveportfolioofsemiconductorandsystemsolutionsforcommunications,defense&security,aerospaceandindustrialmarkets.
Productsincludehigh-performanceandradiation-hardenedanalogmixed-signalintegratedcircuits,FPGAs,SoCsandASICs;powermanagementproducts;timingandsynchronizationdevicesandprecisetimesolutions,settingtheworld'sstandardfortime;voiceprocessingdevices;RFsolutions;discretecomponents;securitytechnologiesandscalableanti-tamperproducts;Power-over-EthernetICsandmidspans;aswellascustomdesigncapabilitiesandservices.
MicrosemiisheadquarteredinAlisoViejo,Calif.
,andhasapproximately3,400employeesglobally.
Learnmoreatwww.
microsemi.
com.
Microsemimakesnowarranty,representation,orguaranteeregardingtheinformationcontainedhereinorthesuitabilityofitsproductsandservicesforanyparticularpurpose,nordoesMicrosemiassumeanyliabilitywhatsoeverarisingoutoftheapplicationoruseofanyproductorcircuit.
TheproductssoldhereunderandanyotherproductssoldbyMicrosemihavebeensubjecttolimitedtestingandshouldnotbeusedinconjunctionwithmission-criticalequipmentorapplications.
Anyperformancespecificationsarebelievedtobereliablebutarenotverified,andBuyermustconductandcompleteallperformanceandothertestingoftheproducts,aloneandtogetherwith,orinstalledin,anyend-products.
BuyershallnotrelyonanydataandperformancespecificationsorparametersprovidedbyMicrosemi.
ItistheBuyer'sresponsibilitytoindependentlydeterminesuitabilityofanyproductsandtotestandverifythesame.
TheinformationprovidedbyMicrosemihereunderisprovided"asis,whereis"andwithallfaults,andtheentireriskassociatedwithsuchinformationisentirelywiththeBuyer.
Microsemidoesnotgrant,explicitlyorimplicitly,toanypartyanypatentrights,licenses,oranyotherIPrights,whetherwithregardtosuchinformationitselforanythingdescribedbysuchinformation.
InformationprovidedinthisdocumentisproprietarytoMicrosemi,andMicrosemireservestherighttomakeanychangestotheinformationinthisdocumentortoanyproductsandservicesatanytimewithoutnotice.
- networksclienthold相关文档
- Informationclienthold
- HZclienthold
- femtocellclienthold
- Br5clienthold
- TD-SCDMAclienthold
- TD-SCDMAclienthold
盘点AoYoZhuJi傲游主机商8个数据中心常见方案及八折优惠
傲游主机商我们可能很多人并不陌生，实际上这个商家早年也就是个人主机商，传说是有几个个人投资创办的，不过能坚持到现在也算不错，毕竟有早年的用户积累正常情况上还是能延续的。如果是新服务商这几年确实不是特别容易，问到几个老牌的个人服务商很多都是早年的用户积累客户群。傲游主机目前有提供XEN和KVM架构的云服务器，不少还是亚洲CN2优化节点，目前数据中心包括中国香港、韩国、德国、荷兰和美国等多个地区的CN...
vpsdime：夏日促销活动,美国达拉斯VPS,2G内存/2核/20gSSD/1T流量,$20/年
vpsdime怎么样?vpsdime是2013年注册的国外VPS主机商，实际上他还有一系列的其他域名站点如Winity.io, Backupsy，Cloudive, Virtora等等，母公司“Nodisto IT”相对来说还是很靠谱了的商家。VPSDime主要提供各种高配低价VPS套餐，其中Linux VPS和存储VPS基于OpenVZ架构，高级VPS基于KVM。VPSDime在上个季度的Low...
BuyVM($5/月),1Gbps不限流量流媒体VPS主机
BuyVM针对中国客户推出了China Special - STREAM RYZEN VPS主机，带Streaming Optimized IP，帮你解锁多平台流媒体，适用于对于海外流媒体有需求的客户，主机开设在拉斯维加斯机房，AMD Ryzen+NVMe磁盘，支持Linux或者Windows操作系统，IPv4+IPv6，1Gbps不限流量，最低月付5加元起，比美元更低一些，现在汇率1加元=0.7...
clienthold为你推荐
-
虚拟空间购买购买虚拟空间时怎么防止受骗网络域名注册网站域名申请域名代理域名在万网买好还是在它的代理商那里买vps主机什么是vps主机虚拟空间哪个好虚拟空间哪个好虚拟主机试用30天需要一个免费的虚拟主机,稳定的安徽虚拟主机合肥金马网络科技有限公司怎么样?沈阳虚拟主机有没有不限空间、不限流量的网站？中文域名中文域名有哪些？中文域名英文域名和中文域名是什么意思？