networksclienthold
clienthold 时间:2021-01-17 阅读:()
ZL307213-Input,3-OutputIEEE1588andSyncEPacketClockNetworkSynchronizerProductBriefJanuary20161MicrosemiCorporationCopyright2016.
MicrosemiCorporation.
AllRightsReserved.
FeaturesPacketNetworkFrequencyandPhaseSyncFrequencyaccuracyforGSM,WCDMA-FDD,LTE-FDDbasestationsandsmallcellsFrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,G.
8261PNTPECandCESinterfacesandG.
8263PEC-S-FPhasesynchronizationperformanceforWCDMA-TDD,TD-SCDMA,CDMA2000,LTE-TDDandLTE-AapplicationsClientholdoverandreferenceswitchingbetweenmultipleserversSupportfornewITU-Tpacketclockdraftsorrecs:G.
8263PEC,G.
8273.
2T-BC&T-TSCw/oSyncE,andG.
8273.
4T-BC-P&T-TSC-PHybridmodeformixingSyncEandIEEE1588PhysicalLayerClockSynchronizationITU-TG.
8262SyncEEECoptions1and2Low-BandwidthDPLLLow-jitteroperationfromany10MHzTCXOMasterclockjitterattenuatorreducescostbyremovingTCXO/OCXOlow-jitterrequirementHitlessreferenceswitchingHigh-resolutionholdoveraveragingNumericallycontrolledoscillatormodeInputClocksUpto3inputs,2differential/CMOS,oneCMOSAnyinputfrequencyfrom8kHzto1250MHz(8kHzto300MHzforCMOS)Per-inputactivityandfrequencymonitoringLow-JitterFractional-NAPLLand3OutputsAnyoutputfrequencyfrom<1Hzto1035MHzHigh-resolutionfractionalfrequencyconversionwith0ppmerrorEncapsulateddesignrequiresnoexternalVCXOorloopfiltercomponentsOutputjitteraslowas0.
25psRMS(12kHz-20MHzintegrationband)OutputsareCMLor2xCMOS,caninterfacetoLVDS,LVPECL,HSTL,SSTLandHCSLPer-outputsupplypinwithCMOSoutputvoltagesfrom1.
5Vto3.
3VPreciseoutputalignmentcircuitryandper-outputphaseadjustmentPer-outputenable/disableandglitchlessstart/stop(stophighorlow)GeneralFeaturesAutomaticself-configurationatpower-upfrominternalEEPROM;uptofourconfigurationsInput-to-outputalignmentwithexternalfeedbackSPIorI2CprocessorInterfaceEasy-to-useevaluationsoftwareFigure1-FunctionalBlockDiagramOrderingInformationZL30721LFG764PinLGATraysZL30721LFF764PinLGATapeandReelNiAuPackagesize:5x10mm-40Cto+85CZL30721ProductBrief2MicrosemiCorporation1.
ApplicationExamplesFigure2–TelecomTimingCardApplication,TCXO+Crystal/XOforLowestJitterFigure3–TelecomTimingCardApplication,TCXOOnly2.
DetailedFeatures2.
1TimeSynchronizationAlgorithmExternalalgorithmcontrolssoftwaredigitalPLLtoadjustfrequencyandphasealignmentFrequency,phaseandtimesynchronizationoverIP,MPLSandEthernetpacketnetworksFrequencyaccuracyperformanceforGSM,WCDMA-FDD,LTE-FDDfemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplications,withtargetperformancelessthan±15ppbFrequencyperformanceforITU-TG.
8263forPEC-S-F(PacketEquipmentClock-Slave-Frequency)FrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,aswellasG.
8261PNTEEC,PNTPECandCESinterfacespecificationsPhasesynchronizationperformanceforWCDMA-TDD,MobileWiMAX,TD-SCDMA,CDMA2000,LTE-TDDandLTE-Afemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplicationswithtargetperformancelessthan±1sphasealignment.
PhaseperformanceforITU-TpacketclockdraftsorrecommendationsindevelopmentoITU-TG.
8273.
2T-BC&T-TSC,whennotusingSyncEinputoITU-TG.
8273.
4T-BC-P&T-TSC-PSupportshybridmodeformixingSyncEandIEEE1588inputsTimeSynchronizationforTAI,UTC-traceabilityandGNSS/GPSreplacement.
ClientreferenceswitchingbetweenmultipleserversClientholdoverwhenserverpacketconnectivityislostClientsynchronizationtobestserverwithmonitoringofsecondaryserverreferences2.
2MasterClockJitterAttenuatorandMultiplierEnablestheDPLLtooperatefromanyTCXOorOCXO10MHzregardlessofjitterWhenalow-costcrystalorXOisused,outputjitterdependsoncrystal/XO,notonTCXO/OCXOjitterReducescostbyremovingtightjitterrequirementfromTCXOorOCXO2.
3InputBlockFeaturesUptothreeinputclocks,twodifferentialorsingle-ended,onesingle-endedInputclockscanbeanyfrequencyfrom8kHzupto1250MHz(differential)or300MHz(single-ended)ZL30721ZL30721ZL30721ProductBrief3MicrosemiCorporationSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTN,wirelessInputsconstantlymonitoredbyprogrammableactivitymonitorsandfrequencymonitorsFastactivitymonitorcandisqualifytheselectedreferenceafterafewmissingclockcyclesFrequencymeasurementandmonitoringwith1ppmresolutionandaccept/rejecthysteresisOptionalinputclockinvalidationonGPIOassertiontoreacttoLOSsignalsfromPHYs2.
4ElectricalClockEngineFeaturesVeryhigh-resolutionDPLLarchitectureStatemachineautomaticallytransitionsbetweentrackingandfreerun/holdoverstatesRevertiveornonrevertivereferenceselectionalgorithmProgrammablebandwidthfrom0.
1Hzto10HzLessthan0.
1dBgainpeakingProgrammablephase-slopelimitingProgrammabletrackingrange(i.
e.
hold-inrange)Trulyhitlessreferenceswitchingwith<200psoutputclockphasetransientoPhysical-clock-to-physical-clockreferenceswitchingoPhysical-clock-to-packet-timingreferenceswitchingoPacket-timing-to-physical-clockreferenceswitchingoPacket-timing-to-packet-timingreferenceswitchingSupportforSyncEandSONET/SDHequipmentclockspecificationsoITU-TG.
8262option1EECoITU-TG.
8262option2EECoITU-TG.
813option1SECoIUT-TG.
813option2SECOutputphaseadjustmentin10psstepsHigh-resolutionfrequencyandphasemeasurementFastdetectionofinputclockfailureandtransitiontoholdovermodeHoldoverfrequencyaveragingwithprogrammableaveragingtimeanddelaytime2.
5APLLFeaturesVeryhigh-resolutionfractionalscaling(i.
e.
non-integermultiplication)Any-to-anyfrequencyconversionwith0ppmerrorTwohigh-speeddividers(integers4to15,halfdivides4.
5to7.
5)Easy-to-configure,completelyencapsulateddesignrequiresnoexternalVCXOorloopfiltercomponents2.
6OutputClockFeaturesThreelow-jitteroutputclocksEachoutputcanbeonedifferentialoutputortwoCMOSoutputsOutputclockscanbeanyfrequencyfrom1Hzto1035MHz(250MHzmaxforCMOSandHSTLoutputs)Outputjitteraslowas0.
25psRMS(12kHzto20MHz)InCMOSmode,anadditionaldividerallowstheOCxNpintobeanintegerdivisoroftheOCxPpin(Example1:OC3P125MHz,OC3N25MHz.
Example2:OC2P25MHz,OC2N1Hz)OutputseasilyinterfacewithCML,LVDS,LVPECL,HSTL,SSTL,HCSLandCMOScomponentsSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTNSophisticatedoutput-to-outputphasealignmentPer-outputphaseadjustmentwithhighresolutionandunlimitedrangePer-outputenable/disablePer-outputglitchlessstart/stop(stophighorlow)2.
7GeneralFeaturesSPIorI2CserialmicroprocessorinterfaceAutomaticself-configurationatpower-upfrominternalEEPROMmemory;pincontroltospecifyoneoffourstoredconfigurationsNumericallycontrolledoscillator(NCO)modeallowssystemsoftwaretosteerDPLLfrequencywithresolutionbetterthan0.
01ppbZL30721ProductBrief4MicrosemiCorporationInput-to-outputalignmentwithexternalfeedbackUptoeightgeneral-purposeI/OpinseachwithmanypossiblestatusandcontroloptionsOutputframesyncsignals:2kHzor8kHz(SONET/SDH),1Hz(IEEE1588)orotherfrequencyInternalcompensationforlocaloscillatorfrequencyerror2.
8APISoftwareInterfacesto1588-capablePHYsandswitcheswithintegratedtimestampingAbstractionlayerforindependencefromOSandCPU,fromembeddedSoCtohome-grownFitsintocentralized,highlyintegrated"pizzabox"architecturesaswellasdistributedarchitectureswithmultiplelinecardsandtimingcards3.
ApplicationsITU-TG.
8262systemtimingcardsforSynchronousEthernetsystemsSystemtimingcardswhichsupportITU-TG.
781SETS(SDHEquipmentTimingSource)IntegratedbasestationreferencesynchronizationforairinterfacesforoGSM,WCDMA,TD-SCDMA,LTEandLTE-AoFDDorTDDmobiletechnologyoFemtocells,smallcells(residential,urban,rural,enterprise),picocellsandmacrocellsMobileBackhaulNID,cell-siterouter,edgeswitch/router,microwaveoraccessaggregationnodeEPON/GPONOLTandONU/ONTDSLAMandRT-DSLAM10G,40Gand100GlinecardsSONET/SDH,FibreChannel,XAUI4.
PinDiagramThedeviceispackagedina5x10mm64-pinLGA.
ZL30721ProductBrief5MicrosemiCorporation5.
MechanicalDrawingSYMBOLCOMMONDIMENSIONSMINTYPMAXTOTALTHICKNESSA------1SUBSTRATETHICKNESSA10.
19REFMOLDTHICKNESSA20.
7REFBODYSIZED10BSCE5BSCLEADWIDTHW0.
20.
250.
3LEADLENGTHL0.
350.
40.
45LEADPITCHe0.
4BSCLEADCOUNTn64EDGELEADCENTERTOCENTERD18.
4BSCE13.
6BSCBODYCENTERTOLEADSD0.
2BSCSE0.
2BSCPACKAGEEDGETOLERANCEaaa0.
1MOLDFLATNESSbbb0.
2COPLANARITYddd0.
08Dimensionsinmm.
MicrosemiCorporateHeadquartersOneEnterpriseAlisoViejo,CA92656USAWithintheUSA:+1(800)713-4113OutsidetheUSA:+1(949)380-6100Sales:+1(949)380-6136Fax:+1(949)215-4996E-mail:sales.
support@microsemi.
com2016MicrosemiCorporation.
Allrightsreserved.
MicrosemiandtheMicrosemilogoaretrademarksofMicrosemiCorporation.
Allothertrademarksandservicemarksarethepropertyoftheirrespectiveowners.
MicrosemiCorporation(Nasdaq:MSCC)offersacomprehensiveportfolioofsemiconductorandsystemsolutionsforcommunications,defense&security,aerospaceandindustrialmarkets.
Productsincludehigh-performanceandradiation-hardenedanalogmixed-signalintegratedcircuits,FPGAs,SoCsandASICs;powermanagementproducts;timingandsynchronizationdevicesandprecisetimesolutions,settingtheworld'sstandardfortime;voiceprocessingdevices;RFsolutions;discretecomponents;securitytechnologiesandscalableanti-tamperproducts;Power-over-EthernetICsandmidspans;aswellascustomdesigncapabilitiesandservices.
MicrosemiisheadquarteredinAlisoViejo,Calif.
,andhasapproximately3,400employeesglobally.
Learnmoreatwww.
microsemi.
com.
Microsemimakesnowarranty,representation,orguaranteeregardingtheinformationcontainedhereinorthesuitabilityofitsproductsandservicesforanyparticularpurpose,nordoesMicrosemiassumeanyliabilitywhatsoeverarisingoutoftheapplicationoruseofanyproductorcircuit.
TheproductssoldhereunderandanyotherproductssoldbyMicrosemihavebeensubjecttolimitedtestingandshouldnotbeusedinconjunctionwithmission-criticalequipmentorapplications.
Anyperformancespecificationsarebelievedtobereliablebutarenotverified,andBuyermustconductandcompleteallperformanceandothertestingoftheproducts,aloneandtogetherwith,orinstalledin,anyend-products.
BuyershallnotrelyonanydataandperformancespecificationsorparametersprovidedbyMicrosemi.
ItistheBuyer'sresponsibilitytoindependentlydeterminesuitabilityofanyproductsandtotestandverifythesame.
TheinformationprovidedbyMicrosemihereunderisprovided"asis,whereis"andwithallfaults,andtheentireriskassociatedwithsuchinformationisentirelywiththeBuyer.
Microsemidoesnotgrant,explicitlyorimplicitly,toanypartyanypatentrights,licenses,oranyotherIPrights,whetherwithregardtosuchinformationitselforanythingdescribedbysuchinformation.
InformationprovidedinthisdocumentisproprietarytoMicrosemi,andMicrosemireservestherighttomakeanychangestotheinformationinthisdocumentortoanyproductsandservicesatanytimewithoutnotice.
MicrosemiCorporation.
AllRightsReserved.
FeaturesPacketNetworkFrequencyandPhaseSyncFrequencyaccuracyforGSM,WCDMA-FDD,LTE-FDDbasestationsandsmallcellsFrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,G.
8261PNTPECandCESinterfacesandG.
8263PEC-S-FPhasesynchronizationperformanceforWCDMA-TDD,TD-SCDMA,CDMA2000,LTE-TDDandLTE-AapplicationsClientholdoverandreferenceswitchingbetweenmultipleserversSupportfornewITU-Tpacketclockdraftsorrecs:G.
8263PEC,G.
8273.
2T-BC&T-TSCw/oSyncE,andG.
8273.
4T-BC-P&T-TSC-PHybridmodeformixingSyncEandIEEE1588PhysicalLayerClockSynchronizationITU-TG.
8262SyncEEECoptions1and2Low-BandwidthDPLLLow-jitteroperationfromany10MHzTCXOMasterclockjitterattenuatorreducescostbyremovingTCXO/OCXOlow-jitterrequirementHitlessreferenceswitchingHigh-resolutionholdoveraveragingNumericallycontrolledoscillatormodeInputClocksUpto3inputs,2differential/CMOS,oneCMOSAnyinputfrequencyfrom8kHzto1250MHz(8kHzto300MHzforCMOS)Per-inputactivityandfrequencymonitoringLow-JitterFractional-NAPLLand3OutputsAnyoutputfrequencyfrom<1Hzto1035MHzHigh-resolutionfractionalfrequencyconversionwith0ppmerrorEncapsulateddesignrequiresnoexternalVCXOorloopfiltercomponentsOutputjitteraslowas0.
25psRMS(12kHz-20MHzintegrationband)OutputsareCMLor2xCMOS,caninterfacetoLVDS,LVPECL,HSTL,SSTLandHCSLPer-outputsupplypinwithCMOSoutputvoltagesfrom1.
5Vto3.
3VPreciseoutputalignmentcircuitryandper-outputphaseadjustmentPer-outputenable/disableandglitchlessstart/stop(stophighorlow)GeneralFeaturesAutomaticself-configurationatpower-upfrominternalEEPROM;uptofourconfigurationsInput-to-outputalignmentwithexternalfeedbackSPIorI2CprocessorInterfaceEasy-to-useevaluationsoftwareFigure1-FunctionalBlockDiagramOrderingInformationZL30721LFG764PinLGATraysZL30721LFF764PinLGATapeandReelNiAuPackagesize:5x10mm-40Cto+85CZL30721ProductBrief2MicrosemiCorporation1.
ApplicationExamplesFigure2–TelecomTimingCardApplication,TCXO+Crystal/XOforLowestJitterFigure3–TelecomTimingCardApplication,TCXOOnly2.
DetailedFeatures2.
1TimeSynchronizationAlgorithmExternalalgorithmcontrolssoftwaredigitalPLLtoadjustfrequencyandphasealignmentFrequency,phaseandtimesynchronizationoverIP,MPLSandEthernetpacketnetworksFrequencyaccuracyperformanceforGSM,WCDMA-FDD,LTE-FDDfemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplications,withtargetperformancelessthan±15ppbFrequencyperformanceforITU-TG.
8263forPEC-S-F(PacketEquipmentClock-Slave-Frequency)FrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,aswellasG.
8261PNTEEC,PNTPECandCESinterfacespecificationsPhasesynchronizationperformanceforWCDMA-TDD,MobileWiMAX,TD-SCDMA,CDMA2000,LTE-TDDandLTE-Afemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplicationswithtargetperformancelessthan±1sphasealignment.
PhaseperformanceforITU-TpacketclockdraftsorrecommendationsindevelopmentoITU-TG.
8273.
2T-BC&T-TSC,whennotusingSyncEinputoITU-TG.
8273.
4T-BC-P&T-TSC-PSupportshybridmodeformixingSyncEandIEEE1588inputsTimeSynchronizationforTAI,UTC-traceabilityandGNSS/GPSreplacement.
ClientreferenceswitchingbetweenmultipleserversClientholdoverwhenserverpacketconnectivityislostClientsynchronizationtobestserverwithmonitoringofsecondaryserverreferences2.
2MasterClockJitterAttenuatorandMultiplierEnablestheDPLLtooperatefromanyTCXOorOCXO10MHzregardlessofjitterWhenalow-costcrystalorXOisused,outputjitterdependsoncrystal/XO,notonTCXO/OCXOjitterReducescostbyremovingtightjitterrequirementfromTCXOorOCXO2.
3InputBlockFeaturesUptothreeinputclocks,twodifferentialorsingle-ended,onesingle-endedInputclockscanbeanyfrequencyfrom8kHzupto1250MHz(differential)or300MHz(single-ended)ZL30721ZL30721ZL30721ProductBrief3MicrosemiCorporationSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTN,wirelessInputsconstantlymonitoredbyprogrammableactivitymonitorsandfrequencymonitorsFastactivitymonitorcandisqualifytheselectedreferenceafterafewmissingclockcyclesFrequencymeasurementandmonitoringwith1ppmresolutionandaccept/rejecthysteresisOptionalinputclockinvalidationonGPIOassertiontoreacttoLOSsignalsfromPHYs2.
4ElectricalClockEngineFeaturesVeryhigh-resolutionDPLLarchitectureStatemachineautomaticallytransitionsbetweentrackingandfreerun/holdoverstatesRevertiveornonrevertivereferenceselectionalgorithmProgrammablebandwidthfrom0.
1Hzto10HzLessthan0.
1dBgainpeakingProgrammablephase-slopelimitingProgrammabletrackingrange(i.
e.
hold-inrange)Trulyhitlessreferenceswitchingwith<200psoutputclockphasetransientoPhysical-clock-to-physical-clockreferenceswitchingoPhysical-clock-to-packet-timingreferenceswitchingoPacket-timing-to-physical-clockreferenceswitchingoPacket-timing-to-packet-timingreferenceswitchingSupportforSyncEandSONET/SDHequipmentclockspecificationsoITU-TG.
8262option1EECoITU-TG.
8262option2EECoITU-TG.
813option1SECoIUT-TG.
813option2SECOutputphaseadjustmentin10psstepsHigh-resolutionfrequencyandphasemeasurementFastdetectionofinputclockfailureandtransitiontoholdovermodeHoldoverfrequencyaveragingwithprogrammableaveragingtimeanddelaytime2.
5APLLFeaturesVeryhigh-resolutionfractionalscaling(i.
e.
non-integermultiplication)Any-to-anyfrequencyconversionwith0ppmerrorTwohigh-speeddividers(integers4to15,halfdivides4.
5to7.
5)Easy-to-configure,completelyencapsulateddesignrequiresnoexternalVCXOorloopfiltercomponents2.
6OutputClockFeaturesThreelow-jitteroutputclocksEachoutputcanbeonedifferentialoutputortwoCMOSoutputsOutputclockscanbeanyfrequencyfrom1Hzto1035MHz(250MHzmaxforCMOSandHSTLoutputs)Outputjitteraslowas0.
25psRMS(12kHzto20MHz)InCMOSmode,anadditionaldividerallowstheOCxNpintobeanintegerdivisoroftheOCxPpin(Example1:OC3P125MHz,OC3N25MHz.
Example2:OC2P25MHz,OC2N1Hz)OutputseasilyinterfacewithCML,LVDS,LVPECL,HSTL,SSTL,HCSLandCMOScomponentsSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTNSophisticatedoutput-to-outputphasealignmentPer-outputphaseadjustmentwithhighresolutionandunlimitedrangePer-outputenable/disablePer-outputglitchlessstart/stop(stophighorlow)2.
7GeneralFeaturesSPIorI2CserialmicroprocessorinterfaceAutomaticself-configurationatpower-upfrominternalEEPROMmemory;pincontroltospecifyoneoffourstoredconfigurationsNumericallycontrolledoscillator(NCO)modeallowssystemsoftwaretosteerDPLLfrequencywithresolutionbetterthan0.
01ppbZL30721ProductBrief4MicrosemiCorporationInput-to-outputalignmentwithexternalfeedbackUptoeightgeneral-purposeI/OpinseachwithmanypossiblestatusandcontroloptionsOutputframesyncsignals:2kHzor8kHz(SONET/SDH),1Hz(IEEE1588)orotherfrequencyInternalcompensationforlocaloscillatorfrequencyerror2.
8APISoftwareInterfacesto1588-capablePHYsandswitcheswithintegratedtimestampingAbstractionlayerforindependencefromOSandCPU,fromembeddedSoCtohome-grownFitsintocentralized,highlyintegrated"pizzabox"architecturesaswellasdistributedarchitectureswithmultiplelinecardsandtimingcards3.
ApplicationsITU-TG.
8262systemtimingcardsforSynchronousEthernetsystemsSystemtimingcardswhichsupportITU-TG.
781SETS(SDHEquipmentTimingSource)IntegratedbasestationreferencesynchronizationforairinterfacesforoGSM,WCDMA,TD-SCDMA,LTEandLTE-AoFDDorTDDmobiletechnologyoFemtocells,smallcells(residential,urban,rural,enterprise),picocellsandmacrocellsMobileBackhaulNID,cell-siterouter,edgeswitch/router,microwaveoraccessaggregationnodeEPON/GPONOLTandONU/ONTDSLAMandRT-DSLAM10G,40Gand100GlinecardsSONET/SDH,FibreChannel,XAUI4.
PinDiagramThedeviceispackagedina5x10mm64-pinLGA.
ZL30721ProductBrief5MicrosemiCorporation5.
MechanicalDrawingSYMBOLCOMMONDIMENSIONSMINTYPMAXTOTALTHICKNESSA------1SUBSTRATETHICKNESSA10.
19REFMOLDTHICKNESSA20.
7REFBODYSIZED10BSCE5BSCLEADWIDTHW0.
20.
250.
3LEADLENGTHL0.
350.
40.
45LEADPITCHe0.
4BSCLEADCOUNTn64EDGELEADCENTERTOCENTERD18.
4BSCE13.
6BSCBODYCENTERTOLEADSD0.
2BSCSE0.
2BSCPACKAGEEDGETOLERANCEaaa0.
1MOLDFLATNESSbbb0.
2COPLANARITYddd0.
08Dimensionsinmm.
MicrosemiCorporateHeadquartersOneEnterpriseAlisoViejo,CA92656USAWithintheUSA:+1(800)713-4113OutsidetheUSA:+1(949)380-6100Sales:+1(949)380-6136Fax:+1(949)215-4996E-mail:sales.
support@microsemi.
com2016MicrosemiCorporation.
Allrightsreserved.
MicrosemiandtheMicrosemilogoaretrademarksofMicrosemiCorporation.
Allothertrademarksandservicemarksarethepropertyoftheirrespectiveowners.
MicrosemiCorporation(Nasdaq:MSCC)offersacomprehensiveportfolioofsemiconductorandsystemsolutionsforcommunications,defense&security,aerospaceandindustrialmarkets.
Productsincludehigh-performanceandradiation-hardenedanalogmixed-signalintegratedcircuits,FPGAs,SoCsandASICs;powermanagementproducts;timingandsynchronizationdevicesandprecisetimesolutions,settingtheworld'sstandardfortime;voiceprocessingdevices;RFsolutions;discretecomponents;securitytechnologiesandscalableanti-tamperproducts;Power-over-EthernetICsandmidspans;aswellascustomdesigncapabilitiesandservices.
MicrosemiisheadquarteredinAlisoViejo,Calif.
,andhasapproximately3,400employeesglobally.
Learnmoreatwww.
microsemi.
com.
Microsemimakesnowarranty,representation,orguaranteeregardingtheinformationcontainedhereinorthesuitabilityofitsproductsandservicesforanyparticularpurpose,nordoesMicrosemiassumeanyliabilitywhatsoeverarisingoutoftheapplicationoruseofanyproductorcircuit.
TheproductssoldhereunderandanyotherproductssoldbyMicrosemihavebeensubjecttolimitedtestingandshouldnotbeusedinconjunctionwithmission-criticalequipmentorapplications.
Anyperformancespecificationsarebelievedtobereliablebutarenotverified,andBuyermustconductandcompleteallperformanceandothertestingoftheproducts,aloneandtogetherwith,orinstalledin,anyend-products.
BuyershallnotrelyonanydataandperformancespecificationsorparametersprovidedbyMicrosemi.
ItistheBuyer'sresponsibilitytoindependentlydeterminesuitabilityofanyproductsandtotestandverifythesame.
TheinformationprovidedbyMicrosemihereunderisprovided"asis,whereis"andwithallfaults,andtheentireriskassociatedwithsuchinformationisentirelywiththeBuyer.
Microsemidoesnotgrant,explicitlyorimplicitly,toanypartyanypatentrights,licenses,oranyotherIPrights,whetherwithregardtosuchinformationitselforanythingdescribedbysuchinformation.
InformationprovidedinthisdocumentisproprietarytoMicrosemi,andMicrosemireservestherighttomakeanychangestotheinformationinthisdocumentortoanyproductsandservicesatanytimewithoutnotice.
- networksclienthold相关文档
- Informationclienthold
- HZclienthold
- femtocellclienthold
- Br5clienthold
- TD-SCDMAclienthold
- TD-SCDMAclienthold
HostKvm开年促销：香港国际/美国洛杉矶VPS七折,其他机房八折
HostKvm也发布了开年促销方案，针对香港国际和美国洛杉矶两个机房的VPS主机提供7折优惠码，其他机房业务提供8折优惠码。商家成立于2013年，提供基于KVM架构的VPS主机，可选数据中心包括日本、新加坡、韩国、美国、中国香港等多个地区机房，均为国内直连或优化线路，延迟较低，适合建站或者远程办公等。下面列出几款主机配置信息。美国洛杉矶套餐：美国 US-Plan1CPU：1core内存：2GB硬盘...
ProfitServer$34.56/年，5折限时促销/可选西班牙vps、荷兰vps、德国vps/不限制流量/支持自定义ISO
ProfitServer怎么样？ProfitServer好不好。ProfitServer是一家成立于2003的主机商家，是ITC控股的一个部门，主要经营的产品域名、SSL证书、虚拟主机、VPS和独立服务器，机房有俄罗斯、新加坡、荷兰、美国、保加利亚，VPS采用的是KVM虚拟架构，硬盘采用纯SSD，而且最大的优势是不限制流量，大公司运营，机器比较稳定，数据中心众多。此次ProfitServer正在对...
云雀云（larkyun）低至368元/月，广州移动1Gbps带宽VDS（带100G防御），常州联通1Gbps带宽VDS
云雀云（larkyun）当前主要运作国内线路的机器，最大提供1Gbps服务器，有云服务器（VDS）、也有独立服务器，对接国内、国外的效果都是相当靠谱的。此外，还有台湾hinet线路的动态云服务器和静态云服务器。当前，larkyun对广州移动二期正在搞优惠促销！官方网站：https://larkyun.top付款方式：支付宝、微信、USDT广移二期开售8折折扣码：56NZVE0YZN （试用于常州联...
clienthold为你推荐
-
免费云主机免费网络云主机怎么申请网站服务器租用公司想建个网站，请问租服务器按年收费是多少钱网站服务器租用网站服务器租用windows虚拟主机虚拟机的windows和原来的windows什么关系美国虚拟主机购买我公司需要购买美国的虚拟主机。但是为什么有的海外主机很便宜！有的却很贵呢。 质量如何区分！有没办法去shopex虚拟主机支持shopex网店程序的虚拟主机推荐 要求稳定的 价格2000-300左右 1g的就行双线虚拟主机什么是智能双线虚拟主机？联动天下的双线主机有什么优势？华众虚拟主机管理系统华众虚拟主机管理系统请问。华众 虚拟主机管理系统 这个问题 怎么解决 。就是后台可以开通虚拟主机 没有问题，但是 删除虚拟主机 后台显示删除成功的，但是实际在服务器上 文件夹 ftp iis站点 都没有被删除 是什么问题域名网站域名和网址的区别中文域名英文域名和中文域名是什么意思？