ZL307213-Input,3-OutputIEEE1588andSyncEPacketClockNetworkSynchronizerProductBriefJanuary20161MicrosemiCorporationCopyright2016.
MicrosemiCorporation.
AllRightsReserved.
FeaturesPacketNetworkFrequencyandPhaseSyncFrequencyaccuracyforGSM,WCDMA-FDD,LTE-FDDbasestationsandsmallcellsFrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,G.
8261PNTPECandCESinterfacesandG.
8263PEC-S-FPhasesynchronizationperformanceforWCDMA-TDD,TD-SCDMA,CDMA2000,LTE-TDDandLTE-AapplicationsClientholdoverandreferenceswitchingbetweenmultipleserversSupportfornewITU-Tpacketclockdraftsorrecs:G.
8263PEC,G.
8273.
2T-BC&T-TSCw/oSyncE,andG.
8273.
4T-BC-P&T-TSC-PHybridmodeformixingSyncEandIEEE1588PhysicalLayerClockSynchronizationITU-TG.
8262SyncEEECoptions1and2Low-BandwidthDPLLLow-jitteroperationfromany10MHzTCXOMasterclockjitterattenuatorreducescostbyremovingTCXO/OCXOlow-jitterrequirementHitlessreferenceswitchingHigh-resolutionholdoveraveragingNumericallycontrolledoscillatormodeInputClocksUpto3inputs,2differential/CMOS,oneCMOSAnyinputfrequencyfrom8kHzto1250MHz(8kHzto300MHzforCMOS)Per-inputactivityandfrequencymonitoringLow-JitterFractional-NAPLLand3OutputsAnyoutputfrequencyfrom<1Hzto1035MHzHigh-resolutionfractionalfrequencyconversionwith0ppmerrorEncapsulateddesignrequiresnoexternalVCXOorloopfiltercomponentsOutputjitteraslowas0.
25psRMS(12kHz-20MHzintegrationband)OutputsareCMLor2xCMOS,caninterfacetoLVDS,LVPECL,HSTL,SSTLandHCSLPer-outputsupplypinwithCMOSoutputvoltagesfrom1.
5Vto3.
3VPreciseoutputalignmentcircuitryandper-outputphaseadjustmentPer-outputenable/disableandglitchlessstart/stop(stophighorlow)GeneralFeaturesAutomaticself-configurationatpower-upfrominternalEEPROM;uptofourconfigurationsInput-to-outputalignmentwithexternalfeedbackSPIorI2CprocessorInterfaceEasy-to-useevaluationsoftwareFigure1-FunctionalBlockDiagramOrderingInformationZL30721LFG764PinLGATraysZL30721LFF764PinLGATapeandReelNiAuPackagesize:5x10mm-40Cto+85CZL30721ProductBrief2MicrosemiCorporation1.
ApplicationExamplesFigure2–TelecomTimingCardApplication,TCXO+Crystal/XOforLowestJitterFigure3–TelecomTimingCardApplication,TCXOOnly2.
DetailedFeatures2.
1TimeSynchronizationAlgorithmExternalalgorithmcontrolssoftwaredigitalPLLtoadjustfrequencyandphasealignmentFrequency,phaseandtimesynchronizationoverIP,MPLSandEthernetpacketnetworksFrequencyaccuracyperformanceforGSM,WCDMA-FDD,LTE-FDDfemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplications,withtargetperformancelessthan±15ppbFrequencyperformanceforITU-TG.
8263forPEC-S-F(PacketEquipmentClock-Slave-Frequency)FrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,aswellasG.
8261PNTEEC,PNTPECandCESinterfacespecificationsPhasesynchronizationperformanceforWCDMA-TDD,MobileWiMAX,TD-SCDMA,CDMA2000,LTE-TDDandLTE-Afemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplicationswithtargetperformancelessthan±1sphasealignment.
PhaseperformanceforITU-TpacketclockdraftsorrecommendationsindevelopmentoITU-TG.
8273.
2T-BC&T-TSC,whennotusingSyncEinputoITU-TG.
8273.
4T-BC-P&T-TSC-PSupportshybridmodeformixingSyncEandIEEE1588inputsTimeSynchronizationforTAI,UTC-traceabilityandGNSS/GPSreplacement.
ClientreferenceswitchingbetweenmultipleserversClientholdoverwhenserverpacketconnectivityislostClientsynchronizationtobestserverwithmonitoringofsecondaryserverreferences2.
2MasterClockJitterAttenuatorandMultiplierEnablestheDPLLtooperatefromanyTCXOorOCXO10MHzregardlessofjitterWhenalow-costcrystalorXOisused,outputjitterdependsoncrystal/XO,notonTCXO/OCXOjitterReducescostbyremovingtightjitterrequirementfromTCXOorOCXO2.
3InputBlockFeaturesUptothreeinputclocks,twodifferentialorsingle-ended,onesingle-endedInputclockscanbeanyfrequencyfrom8kHzupto1250MHz(differential)or300MHz(single-ended)ZL30721ZL30721ZL30721ProductBrief3MicrosemiCorporationSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTN,wirelessInputsconstantlymonitoredbyprogrammableactivitymonitorsandfrequencymonitorsFastactivitymonitorcandisqualifytheselectedreferenceafterafewmissingclockcyclesFrequencymeasurementandmonitoringwith1ppmresolutionandaccept/rejecthysteresisOptionalinputclockinvalidationonGPIOassertiontoreacttoLOSsignalsfromPHYs2.
4ElectricalClockEngineFeaturesVeryhigh-resolutionDPLLarchitectureStatemachineautomaticallytransitionsbetweentrackingandfreerun/holdoverstatesRevertiveornonrevertivereferenceselectionalgorithmProgrammablebandwidthfrom0.
1Hzto10HzLessthan0.
1dBgainpeakingProgrammablephase-slopelimitingProgrammabletrackingrange(i.
e.
hold-inrange)Trulyhitlessreferenceswitchingwith<200psoutputclockphasetransientoPhysical-clock-to-physical-clockreferenceswitchingoPhysical-clock-to-packet-timingreferenceswitchingoPacket-timing-to-physical-clockreferenceswitchingoPacket-timing-to-packet-timingreferenceswitchingSupportforSyncEandSONET/SDHequipmentclockspecificationsoITU-TG.
8262option1EECoITU-TG.
8262option2EECoITU-TG.
813option1SECoIUT-TG.
813option2SECOutputphaseadjustmentin10psstepsHigh-resolutionfrequencyandphasemeasurementFastdetectionofinputclockfailureandtransitiontoholdovermodeHoldoverfrequencyaveragingwithprogrammableaveragingtimeanddelaytime2.
5APLLFeaturesVeryhigh-resolutionfractionalscaling(i.
e.
non-integermultiplication)Any-to-anyfrequencyconversionwith0ppmerrorTwohigh-speeddividers(integers4to15,halfdivides4.
5to7.
5)Easy-to-configure,completelyencapsulateddesignrequiresnoexternalVCXOorloopfiltercomponents2.
6OutputClockFeaturesThreelow-jitteroutputclocksEachoutputcanbeonedifferentialoutputortwoCMOSoutputsOutputclockscanbeanyfrequencyfrom1Hzto1035MHz(250MHzmaxforCMOSandHSTLoutputs)Outputjitteraslowas0.
25psRMS(12kHzto20MHz)InCMOSmode,anadditionaldividerallowstheOCxNpintobeanintegerdivisoroftheOCxPpin(Example1:OC3P125MHz,OC3N25MHz.
Example2:OC2P25MHz,OC2N1Hz)OutputseasilyinterfacewithCML,LVDS,LVPECL,HSTL,SSTL,HCSLandCMOScomponentsSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTNSophisticatedoutput-to-outputphasealignmentPer-outputphaseadjustmentwithhighresolutionandunlimitedrangePer-outputenable/disablePer-outputglitchlessstart/stop(stophighorlow)2.
7GeneralFeaturesSPIorI2CserialmicroprocessorinterfaceAutomaticself-configurationatpower-upfrominternalEEPROMmemory;pincontroltospecifyoneoffourstoredconfigurationsNumericallycontrolledoscillator(NCO)modeallowssystemsoftwaretosteerDPLLfrequencywithresolutionbetterthan0.
01ppbZL30721ProductBrief4MicrosemiCorporationInput-to-outputalignmentwithexternalfeedbackUptoeightgeneral-purposeI/OpinseachwithmanypossiblestatusandcontroloptionsOutputframesyncsignals:2kHzor8kHz(SONET/SDH),1Hz(IEEE1588)orotherfrequencyInternalcompensationforlocaloscillatorfrequencyerror2.
8APISoftwareInterfacesto1588-capablePHYsandswitcheswithintegratedtimestampingAbstractionlayerforindependencefromOSandCPU,fromembeddedSoCtohome-grownFitsintocentralized,highlyintegrated"pizzabox"architecturesaswellasdistributedarchitectureswithmultiplelinecardsandtimingcards3.
ApplicationsITU-TG.
8262systemtimingcardsforSynchronousEthernetsystemsSystemtimingcardswhichsupportITU-TG.
781SETS(SDHEquipmentTimingSource)IntegratedbasestationreferencesynchronizationforairinterfacesforoGSM,WCDMA,TD-SCDMA,LTEandLTE-AoFDDorTDDmobiletechnologyoFemtocells,smallcells(residential,urban,rural,enterprise),picocellsandmacrocellsMobileBackhaulNID,cell-siterouter,edgeswitch/router,microwaveoraccessaggregationnodeEPON/GPONOLTandONU/ONTDSLAMandRT-DSLAM10G,40Gand100GlinecardsSONET/SDH,FibreChannel,XAUI4.
PinDiagramThedeviceispackagedina5x10mm64-pinLGA.
ZL30721ProductBrief5MicrosemiCorporation5.
MechanicalDrawingSYMBOLCOMMONDIMENSIONSMINTYPMAXTOTALTHICKNESSA------1SUBSTRATETHICKNESSA10.
19REFMOLDTHICKNESSA20.
7REFBODYSIZED10BSCE5BSCLEADWIDTHW0.
20.
250.
3LEADLENGTHL0.
350.
40.
45LEADPITCHe0.
4BSCLEADCOUNTn64EDGELEADCENTERTOCENTERD18.
4BSCE13.
6BSCBODYCENTERTOLEADSD0.
2BSCSE0.
2BSCPACKAGEEDGETOLERANCEaaa0.
1MOLDFLATNESSbbb0.
2COPLANARITYddd0.
08Dimensionsinmm.
MicrosemiCorporateHeadquartersOneEnterpriseAlisoViejo,CA92656USAWithintheUSA:+1(800)713-4113OutsidetheUSA:+1(949)380-6100Sales:+1(949)380-6136Fax:+1(949)215-4996E-mail:sales.
support@microsemi.
com2016MicrosemiCorporation.
Allrightsreserved.
MicrosemiandtheMicrosemilogoaretrademarksofMicrosemiCorporation.
Allothertrademarksandservicemarksarethepropertyoftheirrespectiveowners.
MicrosemiCorporation(Nasdaq:MSCC)offersacomprehensiveportfolioofsemiconductorandsystemsolutionsforcommunications,defense&security,aerospaceandindustrialmarkets.
Productsincludehigh-performanceandradiation-hardenedanalogmixed-signalintegratedcircuits,FPGAs,SoCsandASICs;powermanagementproducts;timingandsynchronizationdevicesandprecisetimesolutions,settingtheworld'sstandardfortime;voiceprocessingdevices;RFsolutions;discretecomponents;securitytechnologiesandscalableanti-tamperproducts;Power-over-EthernetICsandmidspans;aswellascustomdesigncapabilitiesandservices.
MicrosemiisheadquarteredinAlisoViejo,Calif.
,andhasapproximately3,400employeesglobally.
Learnmoreatwww.
microsemi.
com.
Microsemimakesnowarranty,representation,orguaranteeregardingtheinformationcontainedhereinorthesuitabilityofitsproductsandservicesforanyparticularpurpose,nordoesMicrosemiassumeanyliabilitywhatsoeverarisingoutoftheapplicationoruseofanyproductorcircuit.
TheproductssoldhereunderandanyotherproductssoldbyMicrosemihavebeensubjecttolimitedtestingandshouldnotbeusedinconjunctionwithmission-criticalequipmentorapplications.
Anyperformancespecificationsarebelievedtobereliablebutarenotverified,andBuyermustconductandcompleteallperformanceandothertestingoftheproducts,aloneandtogetherwith,orinstalledin,anyend-products.
BuyershallnotrelyonanydataandperformancespecificationsorparametersprovidedbyMicrosemi.
ItistheBuyer'sresponsibilitytoindependentlydeterminesuitabilityofanyproductsandtotestandverifythesame.
TheinformationprovidedbyMicrosemihereunderisprovided"asis,whereis"andwithallfaults,andtheentireriskassociatedwithsuchinformationisentirelywiththeBuyer.
Microsemidoesnotgrant,explicitlyorimplicitly,toanypartyanypatentrights,licenses,oranyotherIPrights,whetherwithregardtosuchinformationitselforanythingdescribedbysuchinformation.
InformationprovidedinthisdocumentisproprietarytoMicrosemi,andMicrosemireservestherighttomakeanychangestotheinformationinthisdocumentortoanyproductsandservicesatanytimewithoutnotice.
LOCVPS(全球云)发布了新上韩国机房KVM架构主机信息,提供流量和带宽方式,适用全场8折优惠码,优惠码最低2G内存套餐月付仅44元起。这是一家成立较早的国人VPS服务商,目前提供洛杉矶MC、洛杉矶C3、和香港邦联、香港沙田电信、香港大埔、日本东京、日本大阪、新加坡、德国和荷兰等机房VPS主机,基于KVM或者XEN架构。下面分别列出几款韩国机房KVM主机配置信息。韩国KVM流量型套餐:KR-Pl...
Fiberia.io是个新站,跟ViridWeb.com同一家公司的,主要提供基于KVM架构的VPS主机,数据中心在荷兰Dronten。商家的主机价格不算贵,比如4GB内存套餐每月2.9美元起,采用SSD硬盘,1Gbps网络端口,提供IPv4+IPv6,支持PayPal付款,有7天退款承诺,感兴趣的可以试一试,年付有优惠但建议月付为宜。下面列出几款主机配置信息。CPU:1core内存:4GB硬盘:...
快云科技: 12.12特惠推出全场VPS 7折购 续费同价 年付仅不到五折公司介绍:快云科技是成立于2020年的新进主机商,持有IDC/ICP等证件资质齐全主营产品有:香港弹性云服务器,美国vps和日本vps,香港物理机,国内高防物理机以及美国日本高防物理机产品特色:全配置均20M带宽,架构采用KVM虚拟化技术,全盘SSD硬盘,RAID10阵列, 国内回程三网CN2 GIA,平均延迟50ms以下。...
clienthold为你推荐
租用虚拟主机想做网站租用虚拟主机谁能推荐我一下哪家的稳定,价格便宜。海外虚拟主机国外的虚拟主机介绍个云主机租用云主机服务器租用费用怎么算美国虚拟空间请问租用美国虚拟空间,需不需要遵守美国的法律?便宜的虚拟主机哪儿有便宜的虚拟主机?深圳网站空间菜鸟问:网站空间如何选择,与空间的基本知识?成都虚拟主机成都唯度科技有限公司怎么样?新加坡虚拟主机如何购买godaddy的新加坡主机?长沙虚拟主机长沙IDC,求长沙本地虚拟主机,大伙推荐推荐安徽虚拟主机合肥蜀山区哪家网络公司做网站最好
windows虚拟主机 过期域名查询 北京vps mach mediafire下载 174.127.195.202 evssl证书 天猫双十一抢红包 100m空间 流量计费 美国堪萨斯 1美金 linux使用教程 卡巴斯基是免费的吗 免费asp空间 智能dns解析 ledlamp 实惠 徐州电信 网站防护 更多