functionscss
css下拉菜单 时间:2021-02-11 阅读:()
CustomSiliconSolutions,Inc.
20091Ver.
1.
2–July2009cssCustomSiliconSolutions,Inc.
CSS555(C)MicropowerTimer(SPICEModel)OverviewTheanalogsectionoftheCSS555(andCSS555C)containsamicro-powerversionofthestandard555Timer.
ItisdesignedinanadvancedCMOSprocessandincludesprogrammableoptionssoitcanbeconfiguredtofittheintendedapplication.
Speed,power,triplevelsandcountersettingsarestoredinaninternalEEPROM.
Toassistboardleveldesign,aSPICEmodelforCSS's555Timerhasbeendeveloped.
Itprovidesasimulationcapabilityatthecomponentlevel.
Tomakeitportableacrossmanysimulators,itusesonlyLevel1devicemodels.
ThecomparatorsaremodeledwithBLMgainblockstoreducesimulationtime.
Evenwiththesesimplifications,themodelprovidesaverygoodrepresentationoftherealIC.
TheCSS555Timermodelincludes:1)SupplyCurrent(overVDD)2)InputSwitchLevels3)PropagationDelayTime4)OutputDrive(overtemperatureandVDD)5)ESDClampDiodesandPadCapacitanceThepowerandtriplevelsettingschangetheIC'ssupplycurrent,propagationdelayandtriplevelparameters.
SeparateSPICEmodelfilesareprovidedforeachcombinationofpowerandtriplevelsettings.
Thetableshownbelow(Table1)liststheavailablemodels.
SPICEModelPowerSettingTripLevelsCSS555CSS555CMicroStandardCSS555_uPwr_StdLevCSS555C_uPwr_StdLevMicroLowVoltageCSS555_uPwr_LowVLevCSS555C_uPwr_LowVLevLowStandardCSS555_LowPwr_StdLevCSS555C_LowPwr_StdLevLowLowVoltageCSS555_LowPwr_LowVLevCSS555C_LowPwr_LowVLevTable1BlockDiagramAsimplifiedblockdiagramofa555timerisshown,forreference,inFigure1.
Figure1ApplicationNoteAN555-2ControlVoltage_+Comp_+CompRSQQResetFlipFlopVDDTriggerOutputThresholdVHVLR1R2R3ResetVSS156482Discharge37555TimerCustomSiliconSolutions,Inc.
20092Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModelTheCSS555SPICEmodelhasbeenstructuredtoprovideanaccuratemodelthatrunsquicklyandiscompatiblewithmostSPICEsimulators.
ItincludestheanalogportionoftheICandcoversmostoftheimportantelectricalcharacteristics,includingsupplycurrent,inputlevels,outputdriveandpropagationdelay.
Themodelcanbeusedoverawideoperatingrange:VDD=1.
2Vto5.
5V,Temperature=-40°Cto+85°C.
Mostofthedeviceparametersarevalidacrossthisrange.
Modelsfordifferentconfigurationsettings(power&triplevels)arealsoprovided,alongwithtablestoadjustthemodelsforworst-caseconditions.
AsummaryofthefunctionsandparametersincludedinthemodelisshowninTable2.
AschematicofthemodelisprovidedinAppendixA.
ModelSummaryParameter/FunctionSymbolDescriptionComponentsSupplyCurrentIDD0Supplycurrent(Standbymode)R3,R4,R5,IBIAS,RBIAS,D8(A/B/C)ResetInputLevelsVRSTCMOSinputswitchlevelMP4,MN4,Level1modelsTripLevelsVTRIG,VCTRLResistordivider(1/3,2/3or10%,90%ofVDD)R3,R4,R5InputComparatorsVoltagelimitersIdealvoltagegainblocksRC+DiodeclampsEC1,EC2(AV=1000)R1,DL1P,DL1N&R2,DL2P,DL2NRSFlipFlopCMOSNORGates(NOR2&NOR3)RCdelayinfeedbackpathLevel1MOSFETmodelsRNR2D,CNR2D,RNR3D,CNR3DDelayTimetDLYDelayfromTRIG/VTinputstoTimerOutputR1,CD1;R2,CD2;RDLY,CDLYTimerOutputDriverVOL,VOHCMOSoutputdriverMP3,MN3,Level1modelsDischargeOutputVDISOpendrainoutputMN7,Level1modelESDClampDiodesInputprotectiondiodes,Pins2-7DN2–DN7,DP2–DP7Note:Componentandmodelvaluesarecenteredforoperationat3.
0V,25°CTable2SupplyCurrent(IDD0)Thestaticsupplycurrentismadeupofthreecomponents:thetriplevelresistordivider,thecomparatorsandthebiascurrentgenerator(forthecomparators).
Thefirstcomponentislinearlyproportionaltothesupplyvoltageandmodeledbythedivider(R3,R4,&R5).
ThelasttwocomponentsarelumpedtogetherandmodeledbyaDCcurrentsource(IBIAS)andaresistor(RBIAS)acrossthesupply.
DiodesD8A,D8BandD8ChavebeenincludedtoshuntIBIAStoVSSwhenVDDislessthan0.
5V.
ThevaluesofIBIASandRBIASdependonthepowersetting.
Thisrelativelysimplemodelprovidesareasonablyaccuratemodelofthestaticsupplycurrentforsupplyvoltagesfrom0Vto5.
5V.
Thebiascurrentgeneratoristemperaturecompensatedtokeepthecomparatorspeedrelativelyconstantovertemperature.
Sincethesupplycurrentisaweakfunctionoftemperature(andnotlinear),theCSS555modeldoesnotincludeatemperaturecoefficientforIDD0.
Formostapplications,thetransientorswitchingcurrentisasmallcomponentofthetotalcurrent.
TheRSflip-flopandoutputdriverareincludedinthiscomponent.
Thecurrentrequiredtodriveoff-chipdevicesisoftenthedominantcomponentoftheswitchingcurrentandisincludedinthemodelbywayoftheoutputdriver(MOSFETMP3).
ResetInputTheResetinputdrivesaCMOSinverter.
ItismodeledbyMP4andMN4.
TheratioofthePchandNchW/L'sprovideaswitchlevelofapproximatelyxVDD.
Inputleakagecurrent(IL)intherealdeviceistypicallylessthan1nAandcanbepositiveornegative.
SinceIListypicallynegligibleandmaybeeitherpolarity,itisnotincludedinthemodel.
TripLevels(VCTRL&VTRIG)ThestandardupperandlowertriplevelsarexVDDandxVDD.
TheyaregeneratedbytheresistordividerformedbyR3,R4andR5.
Tominimizepower,eachresistoris2.
5M.
Togainmore"headroom"forthecomparatorsatlowsupplylevels,thetriplevelscanbechangedto0.
9xVDDand0.
1xVDD.
Forthisconfiguration,R3,R4andR5arechangedto750K,6.
0Mand750Krespectively.
(Thetotalseriesresistanceremains7.
5M.
)AN555-2CustomSiliconSolutions,Inc.
20093Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModel(continued)InputComparatorsTheinputcomparatorsaremodeledwithidealgainelements(EC1andEC2).
Theyare"E"componentswithavoltagegainof1000.
(Therealcomparatorsuseafolded-cascodetopologyandareoperatedinasub-thresholdregion.
Level1modelsarenotveryaccurateforthisregion,soidealgainblockswereusedinstead.
Thegainelementsalsoprovideashortersimulationruntime.
)Eachgainelementisfollowedbya"Limiter"circuit.
AnRCfilter(RN,CDN)limitsthemaximumslewrateandaddsasmalldelay.
Diodes(DLNN&DLPN)clampthecomparatoroutputvoltageifitgoesbelow(VSS–0.
5V)orabove(VDD+0.
5V).
RSFlip-FlopTheRSflip-flopismodeledbytwocross-coupledCMOSNORgates,justliketheactualcircuit.
Itssimulatedspeed,inputlevelsandswitchingcurrentareaccuratelymodeledoversupplyvoltageandtemperature.
Thefeedbackpathsincludea10nsRCdelaytoimproveconvergence.
PropagationDelayTimeThepropagationdelayfromthetimerinput(TRIGGERorTHRESHOLD)tothetimerOUTPUTisdominatedbythespeedofthecomparators.
ItislumpedintoasingleRCdelaybetweentheRSflip-flopandoutputdriver.
AmoreaccuratelocationwouldplaceanRCdelaycircuitaftereachlimiter.
However,aslowsignaldrivingaflip-flopinputcancauseconvergenceproblemsduetothefeedbackwithintheflip-flop.
Forthatreason,thedelayislocatedaftertheflip-flop.
Thedownsidetothislocationistheincreasedsensitivitytoanarrowglitchattheinputs.
Therealcircuitwillfilteroutglitchesthatthemodelwillrespondto.
OutputDriversThetwooutputs,"OUTPUT"and"DISCHARGE",aremodeledwithlevel1MOSFET's.
Theirdrivestrengthsareautomaticallyadjustedforbothsupplyvoltageandtemperature.
ThemodelshavebeencenteredforoperationatVDD=3.
0Vand25°C.
ThedrivestrengthoftheOUTPUTpinisbalanced.
(Itssinkandsourcecurrentsareapproximatelyequal.
)Tocheckthemodel,forcetheoutputcurrentto±4mAwithVDD=3.
0Vandtemperature=25°C.
Theoutputvoltageshouldbe:VOL~152mVandVOH~(VDD-145mV).
At85°C,theoutputvoltageshouldbe:VOL~185mVandVOH~(VDD-175mV).
(~20%increaseinRON.
)IntherealCSS555IC,theoutputdriveremploysa"Break-Before-Make"pre-driver.
ThispreventsthelargecurrentspikesthatcanoccurifbothoutputFET'sareonduringtheswitchingtime.
Thepre-driverdelaystheturn-onsignaluntiltheFETthatwasonturnscompletelyoff.
Forsimplicity,thepre-driverismodeledwiththreecascadedinverters.
Itdoesnotincludethe"Break-Before-Make"logic.
Thereforethemodelwilltendtooverestimatetheswitchingcurrent.
Tomakeitmorerealistic,thefirststageofthepre-driverispoweredby"BufferedVDD".
ItsswitchingcurrentisnotincludedwithVDD.
Theinputsignaltothepre-drivercomesdirectlyfromtheRCdelaycircuitandisveryslow,whichisnotthecaseintherealcircuit.
Theslowriseandfalltimesgeneratehigherswitchingcurrentsthanwhatwouldbeseenwiththerealcircuit.
InputProtectionDiodesandPadCapacitanceVirtuallyallCMOSIC'shaveclampdiodesontheirI/OpinstopreventdamageduetoESD.
Clampdiodeshavebeenincludedinthismodel.
IfanI/OpinisforcedaboveVDDorbelowVSS,theclampdiodewillconductheavilyandlimitthevoltageatthepin.
Thediode'sseriesresistanceisabout5ohms.
Eachpadhasapproximately5pFcapacitancetoVSS.
ConvergenceErrorsThefeedbackpathintheRSflip-flopwilloccasionallycauseconvergenceproblems.
Ifthecircuitfailstoconverge,trythefollowing:1)Increasethe"TransientTimePointIterationLimit"(suggestatleast25)2)Decreasethe"RelativeAccuracy"3)Changethe"MaximumStepSize"(suggest1nsto100ns)4)Enable"GMINStepping"(ifavailable)5)IncreasethesupplyvoltageAN555-2CustomSiliconSolutions,Inc.
20094Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModel(continued)WorstCaseModelsThemodelssuppliedfortheCSS555deviceare"Typical"models.
Themodelparametersarecenteredforanaveragedevice.
Itisfairlystraightforwardtomodifythemodelforworst-casespeed,power,delayandoutputdriveconditions.
Theseparametersaregenerallydominatedbyoneortwocomponentsorprocessparameters.
Thefollowingtablesshowthechangestothemodeltocoverworst-caseconditions.
(Theworst-casemodelparametersarebasedonstatisticaldatafortheCSS555deviceandthewaferprocess.
Theyareapproximations.
Theyrepresentathree-sigmavariationbasedonavailabledata.
)Micro-power,StandardTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS2.
90M,1.
0uA2.
25M,1.
4uA1.
70M,1.
9uATripLevelsVTRIG,VCTRLR3,R4,R53.
0,3.
03,3.
0M2.
5,2.
5,2.
5M2.
0,1.
97,2.
0MDelayTimetDLYRDLY,CDLY2.
4M,1pF2.
0M,1pF1.
6M,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3ALow-power,StandardTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS520K,6.
9uA400K,9.
3uA300K,12.
5uATripLevelsVTRIG,VCTRLR3,R4,R53.
0,3.
03,3.
0M2.
5,2.
5,2.
5M2.
0,1.
97,2.
0MDelayTimetDLYRDLY,CDLY600K,1pF500K,1pF400K,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3BMicro-power,LowVoltageTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS2.
90M,1.
0uA2.
25M,1.
4uA1.
70M,1.
9uATripLevelsVTRIG,VCTRLR3,R4,R50.
60,4.
85,0.
60M0.
75,6.
0,0.
75M0.
90,7.
13,0.
90MDelayTimetDLYRDLY,CDLY2.
4M,1pF2.
0M,1pF1.
6M,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3CLow-power,LowVoltageTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS520K,6.
9uA400K,9.
3uA300K,12.
5uATripLevelsVTRIG,VCTRLR3,R4,R50.
60,4.
85,0.
60M0.
75,6.
0,0.
75M0.
90,7.
13,0.
90MDelayTimetDLYRDLY,CDLY600K,1pF500K,1pF400K,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3DAN555-2CustomSiliconSolutions,Inc.
20095Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModelSchematicAN555-2
20091Ver.
1.
2–July2009cssCustomSiliconSolutions,Inc.
CSS555(C)MicropowerTimer(SPICEModel)OverviewTheanalogsectionoftheCSS555(andCSS555C)containsamicro-powerversionofthestandard555Timer.
ItisdesignedinanadvancedCMOSprocessandincludesprogrammableoptionssoitcanbeconfiguredtofittheintendedapplication.
Speed,power,triplevelsandcountersettingsarestoredinaninternalEEPROM.
Toassistboardleveldesign,aSPICEmodelforCSS's555Timerhasbeendeveloped.
Itprovidesasimulationcapabilityatthecomponentlevel.
Tomakeitportableacrossmanysimulators,itusesonlyLevel1devicemodels.
ThecomparatorsaremodeledwithBLMgainblockstoreducesimulationtime.
Evenwiththesesimplifications,themodelprovidesaverygoodrepresentationoftherealIC.
TheCSS555Timermodelincludes:1)SupplyCurrent(overVDD)2)InputSwitchLevels3)PropagationDelayTime4)OutputDrive(overtemperatureandVDD)5)ESDClampDiodesandPadCapacitanceThepowerandtriplevelsettingschangetheIC'ssupplycurrent,propagationdelayandtriplevelparameters.
SeparateSPICEmodelfilesareprovidedforeachcombinationofpowerandtriplevelsettings.
Thetableshownbelow(Table1)liststheavailablemodels.
SPICEModelPowerSettingTripLevelsCSS555CSS555CMicroStandardCSS555_uPwr_StdLevCSS555C_uPwr_StdLevMicroLowVoltageCSS555_uPwr_LowVLevCSS555C_uPwr_LowVLevLowStandardCSS555_LowPwr_StdLevCSS555C_LowPwr_StdLevLowLowVoltageCSS555_LowPwr_LowVLevCSS555C_LowPwr_LowVLevTable1BlockDiagramAsimplifiedblockdiagramofa555timerisshown,forreference,inFigure1.
Figure1ApplicationNoteAN555-2ControlVoltage_+Comp_+CompRSQQResetFlipFlopVDDTriggerOutputThresholdVHVLR1R2R3ResetVSS156482Discharge37555TimerCustomSiliconSolutions,Inc.
20092Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModelTheCSS555SPICEmodelhasbeenstructuredtoprovideanaccuratemodelthatrunsquicklyandiscompatiblewithmostSPICEsimulators.
ItincludestheanalogportionoftheICandcoversmostoftheimportantelectricalcharacteristics,includingsupplycurrent,inputlevels,outputdriveandpropagationdelay.
Themodelcanbeusedoverawideoperatingrange:VDD=1.
2Vto5.
5V,Temperature=-40°Cto+85°C.
Mostofthedeviceparametersarevalidacrossthisrange.
Modelsfordifferentconfigurationsettings(power&triplevels)arealsoprovided,alongwithtablestoadjustthemodelsforworst-caseconditions.
AsummaryofthefunctionsandparametersincludedinthemodelisshowninTable2.
AschematicofthemodelisprovidedinAppendixA.
ModelSummaryParameter/FunctionSymbolDescriptionComponentsSupplyCurrentIDD0Supplycurrent(Standbymode)R3,R4,R5,IBIAS,RBIAS,D8(A/B/C)ResetInputLevelsVRSTCMOSinputswitchlevelMP4,MN4,Level1modelsTripLevelsVTRIG,VCTRLResistordivider(1/3,2/3or10%,90%ofVDD)R3,R4,R5InputComparatorsVoltagelimitersIdealvoltagegainblocksRC+DiodeclampsEC1,EC2(AV=1000)R1,DL1P,DL1N&R2,DL2P,DL2NRSFlipFlopCMOSNORGates(NOR2&NOR3)RCdelayinfeedbackpathLevel1MOSFETmodelsRNR2D,CNR2D,RNR3D,CNR3DDelayTimetDLYDelayfromTRIG/VTinputstoTimerOutputR1,CD1;R2,CD2;RDLY,CDLYTimerOutputDriverVOL,VOHCMOSoutputdriverMP3,MN3,Level1modelsDischargeOutputVDISOpendrainoutputMN7,Level1modelESDClampDiodesInputprotectiondiodes,Pins2-7DN2–DN7,DP2–DP7Note:Componentandmodelvaluesarecenteredforoperationat3.
0V,25°CTable2SupplyCurrent(IDD0)Thestaticsupplycurrentismadeupofthreecomponents:thetriplevelresistordivider,thecomparatorsandthebiascurrentgenerator(forthecomparators).
Thefirstcomponentislinearlyproportionaltothesupplyvoltageandmodeledbythedivider(R3,R4,&R5).
ThelasttwocomponentsarelumpedtogetherandmodeledbyaDCcurrentsource(IBIAS)andaresistor(RBIAS)acrossthesupply.
DiodesD8A,D8BandD8ChavebeenincludedtoshuntIBIAStoVSSwhenVDDislessthan0.
5V.
ThevaluesofIBIASandRBIASdependonthepowersetting.
Thisrelativelysimplemodelprovidesareasonablyaccuratemodelofthestaticsupplycurrentforsupplyvoltagesfrom0Vto5.
5V.
Thebiascurrentgeneratoristemperaturecompensatedtokeepthecomparatorspeedrelativelyconstantovertemperature.
Sincethesupplycurrentisaweakfunctionoftemperature(andnotlinear),theCSS555modeldoesnotincludeatemperaturecoefficientforIDD0.
Formostapplications,thetransientorswitchingcurrentisasmallcomponentofthetotalcurrent.
TheRSflip-flopandoutputdriverareincludedinthiscomponent.
Thecurrentrequiredtodriveoff-chipdevicesisoftenthedominantcomponentoftheswitchingcurrentandisincludedinthemodelbywayoftheoutputdriver(MOSFETMP3).
ResetInputTheResetinputdrivesaCMOSinverter.
ItismodeledbyMP4andMN4.
TheratioofthePchandNchW/L'sprovideaswitchlevelofapproximatelyxVDD.
Inputleakagecurrent(IL)intherealdeviceistypicallylessthan1nAandcanbepositiveornegative.
SinceIListypicallynegligibleandmaybeeitherpolarity,itisnotincludedinthemodel.
TripLevels(VCTRL&VTRIG)ThestandardupperandlowertriplevelsarexVDDandxVDD.
TheyaregeneratedbytheresistordividerformedbyR3,R4andR5.
Tominimizepower,eachresistoris2.
5M.
Togainmore"headroom"forthecomparatorsatlowsupplylevels,thetriplevelscanbechangedto0.
9xVDDand0.
1xVDD.
Forthisconfiguration,R3,R4andR5arechangedto750K,6.
0Mand750Krespectively.
(Thetotalseriesresistanceremains7.
5M.
)AN555-2CustomSiliconSolutions,Inc.
20093Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModel(continued)InputComparatorsTheinputcomparatorsaremodeledwithidealgainelements(EC1andEC2).
Theyare"E"componentswithavoltagegainof1000.
(Therealcomparatorsuseafolded-cascodetopologyandareoperatedinasub-thresholdregion.
Level1modelsarenotveryaccurateforthisregion,soidealgainblockswereusedinstead.
Thegainelementsalsoprovideashortersimulationruntime.
)Eachgainelementisfollowedbya"Limiter"circuit.
AnRCfilter(RN,CDN)limitsthemaximumslewrateandaddsasmalldelay.
Diodes(DLNN&DLPN)clampthecomparatoroutputvoltageifitgoesbelow(VSS–0.
5V)orabove(VDD+0.
5V).
RSFlip-FlopTheRSflip-flopismodeledbytwocross-coupledCMOSNORgates,justliketheactualcircuit.
Itssimulatedspeed,inputlevelsandswitchingcurrentareaccuratelymodeledoversupplyvoltageandtemperature.
Thefeedbackpathsincludea10nsRCdelaytoimproveconvergence.
PropagationDelayTimeThepropagationdelayfromthetimerinput(TRIGGERorTHRESHOLD)tothetimerOUTPUTisdominatedbythespeedofthecomparators.
ItislumpedintoasingleRCdelaybetweentheRSflip-flopandoutputdriver.
AmoreaccuratelocationwouldplaceanRCdelaycircuitaftereachlimiter.
However,aslowsignaldrivingaflip-flopinputcancauseconvergenceproblemsduetothefeedbackwithintheflip-flop.
Forthatreason,thedelayislocatedaftertheflip-flop.
Thedownsidetothislocationistheincreasedsensitivitytoanarrowglitchattheinputs.
Therealcircuitwillfilteroutglitchesthatthemodelwillrespondto.
OutputDriversThetwooutputs,"OUTPUT"and"DISCHARGE",aremodeledwithlevel1MOSFET's.
Theirdrivestrengthsareautomaticallyadjustedforbothsupplyvoltageandtemperature.
ThemodelshavebeencenteredforoperationatVDD=3.
0Vand25°C.
ThedrivestrengthoftheOUTPUTpinisbalanced.
(Itssinkandsourcecurrentsareapproximatelyequal.
)Tocheckthemodel,forcetheoutputcurrentto±4mAwithVDD=3.
0Vandtemperature=25°C.
Theoutputvoltageshouldbe:VOL~152mVandVOH~(VDD-145mV).
At85°C,theoutputvoltageshouldbe:VOL~185mVandVOH~(VDD-175mV).
(~20%increaseinRON.
)IntherealCSS555IC,theoutputdriveremploysa"Break-Before-Make"pre-driver.
ThispreventsthelargecurrentspikesthatcanoccurifbothoutputFET'sareonduringtheswitchingtime.
Thepre-driverdelaystheturn-onsignaluntiltheFETthatwasonturnscompletelyoff.
Forsimplicity,thepre-driverismodeledwiththreecascadedinverters.
Itdoesnotincludethe"Break-Before-Make"logic.
Thereforethemodelwilltendtooverestimatetheswitchingcurrent.
Tomakeitmorerealistic,thefirststageofthepre-driverispoweredby"BufferedVDD".
ItsswitchingcurrentisnotincludedwithVDD.
Theinputsignaltothepre-drivercomesdirectlyfromtheRCdelaycircuitandisveryslow,whichisnotthecaseintherealcircuit.
Theslowriseandfalltimesgeneratehigherswitchingcurrentsthanwhatwouldbeseenwiththerealcircuit.
InputProtectionDiodesandPadCapacitanceVirtuallyallCMOSIC'shaveclampdiodesontheirI/OpinstopreventdamageduetoESD.
Clampdiodeshavebeenincludedinthismodel.
IfanI/OpinisforcedaboveVDDorbelowVSS,theclampdiodewillconductheavilyandlimitthevoltageatthepin.
Thediode'sseriesresistanceisabout5ohms.
Eachpadhasapproximately5pFcapacitancetoVSS.
ConvergenceErrorsThefeedbackpathintheRSflip-flopwilloccasionallycauseconvergenceproblems.
Ifthecircuitfailstoconverge,trythefollowing:1)Increasethe"TransientTimePointIterationLimit"(suggestatleast25)2)Decreasethe"RelativeAccuracy"3)Changethe"MaximumStepSize"(suggest1nsto100ns)4)Enable"GMINStepping"(ifavailable)5)IncreasethesupplyvoltageAN555-2CustomSiliconSolutions,Inc.
20094Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModel(continued)WorstCaseModelsThemodelssuppliedfortheCSS555deviceare"Typical"models.
Themodelparametersarecenteredforanaveragedevice.
Itisfairlystraightforwardtomodifythemodelforworst-casespeed,power,delayandoutputdriveconditions.
Theseparametersaregenerallydominatedbyoneortwocomponentsorprocessparameters.
Thefollowingtablesshowthechangestothemodeltocoverworst-caseconditions.
(Theworst-casemodelparametersarebasedonstatisticaldatafortheCSS555deviceandthewaferprocess.
Theyareapproximations.
Theyrepresentathree-sigmavariationbasedonavailabledata.
)Micro-power,StandardTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS2.
90M,1.
0uA2.
25M,1.
4uA1.
70M,1.
9uATripLevelsVTRIG,VCTRLR3,R4,R53.
0,3.
03,3.
0M2.
5,2.
5,2.
5M2.
0,1.
97,2.
0MDelayTimetDLYRDLY,CDLY2.
4M,1pF2.
0M,1pF1.
6M,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3ALow-power,StandardTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS520K,6.
9uA400K,9.
3uA300K,12.
5uATripLevelsVTRIG,VCTRLR3,R4,R53.
0,3.
03,3.
0M2.
5,2.
5,2.
5M2.
0,1.
97,2.
0MDelayTimetDLYRDLY,CDLY600K,1pF500K,1pF400K,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3BMicro-power,LowVoltageTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS2.
90M,1.
0uA2.
25M,1.
4uA1.
70M,1.
9uATripLevelsVTRIG,VCTRLR3,R4,R50.
60,4.
85,0.
60M0.
75,6.
0,0.
75M0.
90,7.
13,0.
90MDelayTimetDLYRDLY,CDLY2.
4M,1pF2.
0M,1pF1.
6M,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3CLow-power,LowVoltageTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS520K,6.
9uA400K,9.
3uA300K,12.
5uATripLevelsVTRIG,VCTRLR3,R4,R50.
60,4.
85,0.
60M0.
75,6.
0,0.
75M0.
90,7.
13,0.
90MDelayTimetDLYRDLY,CDLY600K,1pF500K,1pF400K,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3DAN555-2CustomSiliconSolutions,Inc.
20095Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModelSchematicAN555-2
CheapWindowsVPS$4.5/月，美国VPS/免费Windows系统/1Gbps不限流量/，可选美洲、欧洲、亚洲等8大机房
国外商家提供Windows系统的并不常见，CheapWindowsVPS 此次提供的 2 款 VPS 促销套餐，提供 5 折永久优惠码，优惠后月付 4.5 美元起，价格还是挺诱人的，VPS 不限流量，接入 1Gbps 带宽，8 个机房皆可选，其中洛杉矶机房还提供亚洲优化网络供选择，操作系统有 Windows 10 专业版、2012 R2、2016、Linux等。Cheap Windows VPS是...
iON Cloud七月促销适合稳定不折腾的用户，云服务器新购半年付8.5折，洛杉矶/圣何塞CN2 GT线路，可选Windows系统
iON Cloud怎么样？iON Cloud今天发布了7月份优惠，使用优惠码:VC4VF8RHFL，新购指定型号VPS半年付或以上可享八五折！iON的云服务器包括美国洛杉矶、美国圣何塞（包含了优化线路、CN2 GIA线路）、新加坡（CN2 GIA线路、PCCW线路、移动CMI线路）这几个机房或者线路可供选择，有Linux和Windows系统之分，整体来说针对中国的优化是非常明显的，机器稳定可靠，比...
ProfitServer$34.56/年，西班牙vps、荷兰vps、德国vps/不限制流量/支持自定义ISO
profitserver怎么样?profitserver是一家成立于2003的主机商家，是ITC控股的一个部门，主要经营的产品域名、SSL证书、虚拟主机、VPS和独立服务器，机房有俄罗斯、新加坡、荷兰、美国、保加利亚，VPS采用的是KVM虚拟架构，硬盘采用纯SSD，而且最大的优势是不限制流量，大公司运营，机器比较稳定，数据中心众多。此次ProfitServer正在对德国VPS(法兰克福)、西班牙v...
css下拉菜单为你推荐
-
中平迅雷模式ios8支持ipad支持ipad支持ipad支持ipad重庆网通中国联通重庆分公司的公司简介eacceleratoraccess violation问题的解决办法!netbios端口26917 8000 4001 netbios-ns 端口 是干什么的win7telnet怎样在win7下打开telnet 命令