oCios8.1.3
ios8.1.3 时间:2021-05-25 阅读:()
Thisdocumentisageneralproductdescriptionandissubjecttochangewithoutnotice.
Hynixdoesnotassumeanyresponsibilityforuseofcircuitsdescribed.
Nopatentlicensesareimplied.
Rev.
1.
0/Aug.
20091128MbSynchronousDRAMbasedon2Mx4Bankx16I/ODocumentTitle4Bankx2Mx16bitsSynchronousDRAMRevisionHistoryRevisionNo.
HistoryDraftDateRemark0.
1InitialDraftJul.
2009Preliminary1.
0ReleaseAug.
2009Rev.
1.
0/Aug.
20092SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesDESCRIPTIONTheHynixH57V1262GFRseriesisa134,217,728bitCMOSSynchronousDRAM,ideallysuitedforthememoryapplica-tionswhichrequirewidedataI/Oandhighbandwidth.
H57V1262GFRseriesisorganizedas4banksof2,097,152x16.
H57V1262GFRisofferingfullysynchronousoperationreferencedtoapositiveedgeoftheclock.
Allinputsandoutputsaresynchronizedwiththerisingedgeoftheclockinput.
Thedatapathsareinternallypipelinedtoachieveveryhighbandwidth.
AllinputandoutputvoltagelevelsarecompatiblewithLVTTL.
Programmableoptionsincludethelengthofpipeline(Readlatencyof2or3),thenumberofconsecutivereadorwritecyclesinitiatedbyasinglecontrolcommand(Burstlengthof1,2,4,8orfullpage),andtheburstcountsequence(se-quentialorinterleave).
Aburstofreadorwritecyclesinprogresscanbeterminatedbyaburstterminatecommandorcanbeinterruptedandreplacedbyanewburstreadorwritecommandonanycycle.
(Thispipelineddesignisnotre-strictedbya'2N'rule)FEATURESThisproductisincompliancewiththedirectivepertainingofRoHS.
ORDERINGINFORMATION1.
H57V1262GFR-XXCSeries:Normalpower,CommercialTemp.
(0oCto70oC)2.
H57V1262GFR-XXISeries:Normalpower,IndustrialTemp.
(-40oCto85oC)3.
H57V1262GFR-XXLSeries:Lowpower,CommercialTemp.
(0oCto70oC)4.
H57V1262GFR-XXJSeries:Lowpower,IndustrialTemp.
(-40oCto85oC)PartNo.
ClockFrequencyOrganizationInterfacePackageH57V1262GFR-50X200MHz4Banksx2Mbitsx16LVTTL54BallFBGAH57V1262GFR-60X166MHzH57V1262GFR-70X143MHzH57V1262GFR-75X133MHzVoltage:VDDandVDDQ3.
3VsupplyvoltageAlldevicepinsarecompatiblewithLVTTLinterface54BallFBGA(LeadorLeadFreePackage)AllinputsandoutputsreferencedtopositiveedgeofsystemclockDatamaskfunctionbyUDQM,LDQMInternalfourbanksoperationAutorefreshandselfrefresh4096Refreshcycles/64msProgrammableBurstLengthandBurstType-1,2,4,8orfullpageforSequentialBurst-1,2,4or8forInterleaveBurstProgrammableCASLatency;2,3ClocksBurstReadSingleWriteoperationOperationtemperatureHY5V26F(L)F(P)-XXSeries:0~70oCHY5V26F(L)F(P)-X(I)Series:-40~85oCRev.
1.
0/Aug.
20093SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesBALLCONFIGURATION54BallFBGA0.
8mmBallPitch987321ABCDEFGHJ54BallFBGA0.
8mmBallPitch987321ABCDEFGHJHJBCDAGFEVSSDQ14DQ12DQ10DQ8UDQMNCA8VSSDQ15DQ13DQ11DQ9NCCLKA11A7A5VSSQVDDQVSSQVDDQVSSCKEA9A6A4VDDQVSSQVDDQVSSQVDD/CASBA0A0A3DQ0DQ2DQ4DQ6LDQM/RASBA1A1A2VDDDQ1DQ3DQ5DQ7/WE/CSA10VDD123789Rev.
1.
0/Aug.
20094SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesFUNCTIONALBLOCKDIAGRAM2Mbitx4banksx16I/OSynchronousDRAMInternalRowCounterColumnPreDecoderColumnAddCounterSelfrefreshlogic&timerSenseAMP&I/OGateI/OBuffer&LogicAddressRegisterBurstCounterModeRegisterStateMachineAddressBuffersBankSelectColumnActiveRowActiveCASLatencyCLKCKECSRASCASWEU/LDQMA0A1BA1BA0A11RowPreDecoderRefreshDQ0DQ15X-DecoderX-DecoderX-DecoderX-DecoderY-Decoder2Mx16BANK02Mx16BANK12Mx16BANK22Mx16BANK3MemoryCellArrayDataOutControlPipeLineControlRev.
1.
0/Aug.
20095SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesBASICFUNCTIONALDESCRIPTIONModeRegisterBA1BA0A11A10A9A8A7A6A5A4A3A2A1A00000OPCode00CASLatencyBTBurstLengthOPCodeA9WriteMode0BurstReadandBurstWrite1BurstReadandSingleWriteBurstTypeA3BurstType0Sequential1InterleaveBurstLengthA2A1A0BurstLengthA3=0A3=100011001220104401188100ReservedReserved101ReservedReserved110ReservedReserved111FullPageReservedCASLatencyA6A5A4CASLatency000Reserved001101020113100Reserved101Reserved110Reserved111ReservedRev.
1.
0/Aug.
20096SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesABSOLUTEMAXIMUMRATINGNotes:1.
Commercial(0~70oC)2.
Industrial(-40~85oC)DCOPERATINGCONDITIONNotes:1.
AllvoltagesarereferencedtoVSS=0V2.
VIH(max)isacceptable5.
6VACpulsewidthwith1ns,then[(tR+tF)/2-1]nsshouldbeaddedtotheparameter.
2.
Accesstimetobemeasuredwithinputsignalsof1V/nsedgerate,from0.
8Vto0.
2V.
IftR>1ns,then(tR/2-0.
5)nsshouldbeaddedtotheparameter.
ParameterSym-bol567HUnitNoteMinMaxMinMaxMinMaxMinMaxSystemClockCycleTimeCL=3tCK35.
010006.
010007.
010007.
51000nsCL=2tCK2---10nsClockHighPulseWidthtCHW1.
75-2.
0-2.
0-2.
5-ns1ClockLowPulseWidthtCLW1.
75-2.
0-2.
0-2.
5-ns1AccessTimeFromClockCL=3tAC3-4.
5-5.
4-5.
4-5.
4ns2CL=2tAC26.
0nsData-outHoldTimetOH2.
0-2.
0-2.
5-2.
7-nsData-InputSetupTimetDS1.
5-1.
5-1.
5-1.
5-ns1Data-InputHoldTimetDH0.
8-0.
8-0.
8-0.
8-ns1AddressSetupTimetAS1.
5-1.
5-1.
5-1.
5-ns1AddressHoldTimetAH0.
8-0.
8-0.
8-0.
8-ns1CKESetupTimetCKS1.
5-1.
5-1.
5-1.
5-ns1CKEHoldTimetCKH0.
8-0.
8-0.
8-0.
8-ns1CommandSetupTimetCS1.
5-1.
5-1.
5-1.
5-ns1CommandHoldTimetCH0.
8-0.
8-0.
8-0.
8-ns1CLKtoDataOutputinLow-ZTimetOLZ1.
0-1.
0-1.
5-1.
5-nsCLKtoDataOutputinHigh-ZTimeCL=3tOHZ3-4.
5-5.
4-5.
4-5.
4nsCL=2tOHZ26.
0nsRev.
1.
0/Aug.
200910SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesACCHARACTERISTICSII(ACoperatingconditionsunlessotherwisenoted)Note:1.
AnewcommandcanbegiventRRCafterselfrefreshexit.
ParameterSymbol567HUnitNoteMinMaxMinMaxMinMaxMinMaxRASCycleTimeOperationtRC55-60-63-63-nsRASCycleTimeAutoRefreshtRRC55-60-63-63-nsRAStoCASDelaytRCD15-18-20-20-nsRASActiveTimetRAS38.
7100K42100K42100K42120KnsRASPrechargeTimetRP15-18-20-20-nsRAStoRASBankActiveDelaytRRD10-12-14-15-nsCAStoCASDelaytCCD1-1-1-1-CLKWriteCommandtoData-InDelaytWTL0-0-0-0-CLKData-intoPrechargeCommandtDPL2-2-2-2-CLKData-IntoActiveCommandtDALtDPL+tRPDQMtoData-OutHi-ZtDQZ2-2-2-2-CLKDQMtoData-InMasktDQM0-0-0-0-CLKMRStoNewCommandtMRD2-2-2-2-CLKPrechargetoDataOutputHigh-ZCL=3tPROZ33-3-3-3-CLKCL=2tPROZ22-CLKPowerDownExitTimetDPE1-1-1-1-CLKSelfRefreshExitTimetSRE1-1-1-1-CLK1RefreshTimetREF-64-64-64-64msRev.
1.
0/Aug.
200911SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesCOMMANDTRUTHTABLECommandCKEn-1CKEnCSRASCASWEDQMADDRA10/APBANoteModeRegisterSetHXLLLLXOPcodeNoOperationHXHXXXXXLHHHBankActiveHXLLHHXRAVReadHXLHLHXCALVReadwithAutoprechargeHWriteHXLHLLXCALVWritewithAutoprechargeHPrechargeAllBanksHXLLHLXXHXPrechargeselectedBankLVBurstStopHXLHHLXXDQMHXVXAutoRefreshHHLLLHXXBurst-Read-Single-WRITEHXLLLLXA9ballHigh(OtherballsOPcode)MRSModeSelfRefresh1EntryHLLLLHXXExitLHHXXXXLHHHPrechargepowerdownEntryHLHXXXXXLHHHExitLHHXXXXLHHHClockSuspendEntryHLHXXXXXLVVVExitLHXXRev.
1.
0/Aug.
200912SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesPACKAGEINFORMATION54BallFBGA8.
0mmx8.
0mmUnit[mm]0.
8±0.
1BottomView0.
35+0.
025/-0.
050.
80Typ.
0.
80Typ.
1.
0max0.
45+/-0.
05A1INDEXMARK1.
608.
00Typ.
0.
8±0.
18.
00Typ.
6.
46.
4
Hynixdoesnotassumeanyresponsibilityforuseofcircuitsdescribed.
Nopatentlicensesareimplied.
Rev.
1.
0/Aug.
20091128MbSynchronousDRAMbasedon2Mx4Bankx16I/ODocumentTitle4Bankx2Mx16bitsSynchronousDRAMRevisionHistoryRevisionNo.
HistoryDraftDateRemark0.
1InitialDraftJul.
2009Preliminary1.
0ReleaseAug.
2009Rev.
1.
0/Aug.
20092SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesDESCRIPTIONTheHynixH57V1262GFRseriesisa134,217,728bitCMOSSynchronousDRAM,ideallysuitedforthememoryapplica-tionswhichrequirewidedataI/Oandhighbandwidth.
H57V1262GFRseriesisorganizedas4banksof2,097,152x16.
H57V1262GFRisofferingfullysynchronousoperationreferencedtoapositiveedgeoftheclock.
Allinputsandoutputsaresynchronizedwiththerisingedgeoftheclockinput.
Thedatapathsareinternallypipelinedtoachieveveryhighbandwidth.
AllinputandoutputvoltagelevelsarecompatiblewithLVTTL.
Programmableoptionsincludethelengthofpipeline(Readlatencyof2or3),thenumberofconsecutivereadorwritecyclesinitiatedbyasinglecontrolcommand(Burstlengthof1,2,4,8orfullpage),andtheburstcountsequence(se-quentialorinterleave).
Aburstofreadorwritecyclesinprogresscanbeterminatedbyaburstterminatecommandorcanbeinterruptedandreplacedbyanewburstreadorwritecommandonanycycle.
(Thispipelineddesignisnotre-strictedbya'2N'rule)FEATURESThisproductisincompliancewiththedirectivepertainingofRoHS.
ORDERINGINFORMATION1.
H57V1262GFR-XXCSeries:Normalpower,CommercialTemp.
(0oCto70oC)2.
H57V1262GFR-XXISeries:Normalpower,IndustrialTemp.
(-40oCto85oC)3.
H57V1262GFR-XXLSeries:Lowpower,CommercialTemp.
(0oCto70oC)4.
H57V1262GFR-XXJSeries:Lowpower,IndustrialTemp.
(-40oCto85oC)PartNo.
ClockFrequencyOrganizationInterfacePackageH57V1262GFR-50X200MHz4Banksx2Mbitsx16LVTTL54BallFBGAH57V1262GFR-60X166MHzH57V1262GFR-70X143MHzH57V1262GFR-75X133MHzVoltage:VDDandVDDQ3.
3VsupplyvoltageAlldevicepinsarecompatiblewithLVTTLinterface54BallFBGA(LeadorLeadFreePackage)AllinputsandoutputsreferencedtopositiveedgeofsystemclockDatamaskfunctionbyUDQM,LDQMInternalfourbanksoperationAutorefreshandselfrefresh4096Refreshcycles/64msProgrammableBurstLengthandBurstType-1,2,4,8orfullpageforSequentialBurst-1,2,4or8forInterleaveBurstProgrammableCASLatency;2,3ClocksBurstReadSingleWriteoperationOperationtemperatureHY5V26F(L)F(P)-XXSeries:0~70oCHY5V26F(L)F(P)-X(I)Series:-40~85oCRev.
1.
0/Aug.
20093SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesBALLCONFIGURATION54BallFBGA0.
8mmBallPitch987321ABCDEFGHJ54BallFBGA0.
8mmBallPitch987321ABCDEFGHJHJBCDAGFEVSSDQ14DQ12DQ10DQ8UDQMNCA8VSSDQ15DQ13DQ11DQ9NCCLKA11A7A5VSSQVDDQVSSQVDDQVSSCKEA9A6A4VDDQVSSQVDDQVSSQVDD/CASBA0A0A3DQ0DQ2DQ4DQ6LDQM/RASBA1A1A2VDDDQ1DQ3DQ5DQ7/WE/CSA10VDD123789Rev.
1.
0/Aug.
20094SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesFUNCTIONALBLOCKDIAGRAM2Mbitx4banksx16I/OSynchronousDRAMInternalRowCounterColumnPreDecoderColumnAddCounterSelfrefreshlogic&timerSenseAMP&I/OGateI/OBuffer&LogicAddressRegisterBurstCounterModeRegisterStateMachineAddressBuffersBankSelectColumnActiveRowActiveCASLatencyCLKCKECSRASCASWEU/LDQMA0A1BA1BA0A11RowPreDecoderRefreshDQ0DQ15X-DecoderX-DecoderX-DecoderX-DecoderY-Decoder2Mx16BANK02Mx16BANK12Mx16BANK22Mx16BANK3MemoryCellArrayDataOutControlPipeLineControlRev.
1.
0/Aug.
20095SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesBASICFUNCTIONALDESCRIPTIONModeRegisterBA1BA0A11A10A9A8A7A6A5A4A3A2A1A00000OPCode00CASLatencyBTBurstLengthOPCodeA9WriteMode0BurstReadandBurstWrite1BurstReadandSingleWriteBurstTypeA3BurstType0Sequential1InterleaveBurstLengthA2A1A0BurstLengthA3=0A3=100011001220104401188100ReservedReserved101ReservedReserved110ReservedReserved111FullPageReservedCASLatencyA6A5A4CASLatency000Reserved001101020113100Reserved101Reserved110Reserved111ReservedRev.
1.
0/Aug.
20096SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesABSOLUTEMAXIMUMRATINGNotes:1.
Commercial(0~70oC)2.
Industrial(-40~85oC)DCOPERATINGCONDITIONNotes:1.
AllvoltagesarereferencedtoVSS=0V2.
VIH(max)isacceptable5.
6VACpulsewidthwith1ns,then[(tR+tF)/2-1]nsshouldbeaddedtotheparameter.
2.
Accesstimetobemeasuredwithinputsignalsof1V/nsedgerate,from0.
8Vto0.
2V.
IftR>1ns,then(tR/2-0.
5)nsshouldbeaddedtotheparameter.
ParameterSym-bol567HUnitNoteMinMaxMinMaxMinMaxMinMaxSystemClockCycleTimeCL=3tCK35.
010006.
010007.
010007.
51000nsCL=2tCK2---10nsClockHighPulseWidthtCHW1.
75-2.
0-2.
0-2.
5-ns1ClockLowPulseWidthtCLW1.
75-2.
0-2.
0-2.
5-ns1AccessTimeFromClockCL=3tAC3-4.
5-5.
4-5.
4-5.
4ns2CL=2tAC26.
0nsData-outHoldTimetOH2.
0-2.
0-2.
5-2.
7-nsData-InputSetupTimetDS1.
5-1.
5-1.
5-1.
5-ns1Data-InputHoldTimetDH0.
8-0.
8-0.
8-0.
8-ns1AddressSetupTimetAS1.
5-1.
5-1.
5-1.
5-ns1AddressHoldTimetAH0.
8-0.
8-0.
8-0.
8-ns1CKESetupTimetCKS1.
5-1.
5-1.
5-1.
5-ns1CKEHoldTimetCKH0.
8-0.
8-0.
8-0.
8-ns1CommandSetupTimetCS1.
5-1.
5-1.
5-1.
5-ns1CommandHoldTimetCH0.
8-0.
8-0.
8-0.
8-ns1CLKtoDataOutputinLow-ZTimetOLZ1.
0-1.
0-1.
5-1.
5-nsCLKtoDataOutputinHigh-ZTimeCL=3tOHZ3-4.
5-5.
4-5.
4-5.
4nsCL=2tOHZ26.
0nsRev.
1.
0/Aug.
200910SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesACCHARACTERISTICSII(ACoperatingconditionsunlessotherwisenoted)Note:1.
AnewcommandcanbegiventRRCafterselfrefreshexit.
ParameterSymbol567HUnitNoteMinMaxMinMaxMinMaxMinMaxRASCycleTimeOperationtRC55-60-63-63-nsRASCycleTimeAutoRefreshtRRC55-60-63-63-nsRAStoCASDelaytRCD15-18-20-20-nsRASActiveTimetRAS38.
7100K42100K42100K42120KnsRASPrechargeTimetRP15-18-20-20-nsRAStoRASBankActiveDelaytRRD10-12-14-15-nsCAStoCASDelaytCCD1-1-1-1-CLKWriteCommandtoData-InDelaytWTL0-0-0-0-CLKData-intoPrechargeCommandtDPL2-2-2-2-CLKData-IntoActiveCommandtDALtDPL+tRPDQMtoData-OutHi-ZtDQZ2-2-2-2-CLKDQMtoData-InMasktDQM0-0-0-0-CLKMRStoNewCommandtMRD2-2-2-2-CLKPrechargetoDataOutputHigh-ZCL=3tPROZ33-3-3-3-CLKCL=2tPROZ22-CLKPowerDownExitTimetDPE1-1-1-1-CLKSelfRefreshExitTimetSRE1-1-1-1-CLK1RefreshTimetREF-64-64-64-64msRev.
1.
0/Aug.
200911SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesCOMMANDTRUTHTABLECommandCKEn-1CKEnCSRASCASWEDQMADDRA10/APBANoteModeRegisterSetHXLLLLXOPcodeNoOperationHXHXXXXXLHHHBankActiveHXLLHHXRAVReadHXLHLHXCALVReadwithAutoprechargeHWriteHXLHLLXCALVWritewithAutoprechargeHPrechargeAllBanksHXLLHLXXHXPrechargeselectedBankLVBurstStopHXLHHLXXDQMHXVXAutoRefreshHHLLLHXXBurst-Read-Single-WRITEHXLLLLXA9ballHigh(OtherballsOPcode)MRSModeSelfRefresh1EntryHLLLLHXXExitLHHXXXXLHHHPrechargepowerdownEntryHLHXXXXXLHHHExitLHHXXXXLHHHClockSuspendEntryHLHXXXXXLVVVExitLHXXRev.
1.
0/Aug.
200912SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesPACKAGEINFORMATION54BallFBGA8.
0mmx8.
0mmUnit[mm]0.
8±0.
1BottomView0.
35+0.
025/-0.
050.
80Typ.
0.
80Typ.
1.
0max0.
45+/-0.
05A1INDEXMARK1.
608.
00Typ.
0.
8±0.
18.
00Typ.
6.
46.
4
TMThosting夏季促销：VPS月付7折,年付65折,独立服务器95折,西雅图机房
TMThosting发布了一个2021 Summer Sale活动，针对西雅图VPS主机提供月付7折优惠码，年付65折优惠码，独立服务器提供95折优惠码，本轮促销活动到7月25日。这是一家成立于2018年的国外主机商，主要提供VPS和独立服务器租用业务，数据中心包括美国西雅图和达拉斯，其中VPS基于KVM架构，都有提供免费的DDoS保护，支持选择Windows或者Linux操作系统。Budget ...
Letbox(35美元/年),美国洛杉矶VPS终身7折
Letbox 云服务商在前面的文章中其实也有多次介绍，这个服务商其实也算是比较老牌的海外服务商，几年前我也一直有使用过他们家的VPS主机，早年那时候低至年付15-35美元左右的VPS算式比较稀缺的。后来由于服务商确实比较多，而且也没有太多的网站需要用到，所以就没有续费，最近这个服务商好像有点活动就躁动的发布希望引起他人注意。这不有看到所谓的家中有喜事，应该是团队中有生宝宝了，所以也有借此来发布一些...
PIGYun中秋特惠：香港/韩国VPS月付14元起
PIGYun发布了九月份及中秋节特惠活动，提供8折优惠码，本月商家主推中国香港和韩国机房，优惠后最低韩国每月14元/中国香港每月19元起。这是一家成立于2019年的国人商家，提供中国香港、韩国和美国等地区机房VPS主机，基于KVM架构，采用SSD硬盘，CN2+BGP线路(美国为CUVIP-AS9929、GIA等)。下面列出两款主机配置信息。机房：中国香港CPU：1core内存：1GB硬盘：10GB...
ios8.1.3为你推荐
-
支持ipadphotoshop技术什么是ps技术重庆宽带测速重庆电信测速我的网速溢出127.0.0.1127.0.0.1打不开fusionchartsfusioncharts曲线图怎么默认显示数量canvas2html5创建两个canvas后，怎么回到第一个canvascanvas2七尾奈留除了DC canvas2 sola EF 快乐小兔幸运草 以外改编成动画的作品有哪些？canvas2Canvas ～セピア色のモチーフ～ 这个动画片的中文翻译是什么？从哪看？重庆电信宽带管家如何才能以正确的流程在重庆电信安装上宽带win7还原系统电脑怎么恢复出厂设置win7旗舰版