M1xjizz.com

IS43/46LR16200D1www.
issi.
com-dram@issi.
comRev.
B|03/27/20171Mx16Bitsx2BanksMobileDDRSDRAMDescriptionTheIS43LR16200Dis33,554,432bitsCMOSMobileDoubleDataRateSynchronousDRAMorganizedas2banksof1,048,576wordsx16bits.
Thisproductusesadouble-data-ratearchitecturetoachievehigh-speedoperation.
Thedoubledataratearchitectureisessentiallya2NprefetcharchitecturewithaninterfacedesignedtotransfertwodatawordsperclockcycleattheI/Opins.
Thisproductoffersfullysynchronousoperationsreferencedtobothrisingandfallingedgesoftheclock.
Thedatapathsareinternallypipelinedand2n-bitsprefetchedtoachievehighbandwidth.
AllinputandoutputvoltagelevelsarecompatiblewithLVCMOS.
FeaturesJEDECstandard1.
8VpowersupplyTwointernalbanksforconcurrentoperationMRScyclewithaddresskeyprograms-CASlatency2,3(clock)-Burstlength(2,4,8,16)-Bursttype(sequential&interleave)Fullydifferentialclockinputs(CK,/CK)Allinputsexceptdata&DMaresampledattherisingedgeofthesystemclockDataI/OtransactiononbothedgesofdatastrobeBidirectionaldatastrobeperbyteofdata(DQS)DMforwritemaskingonlyEdgealigneddata&datastrobeoutputCenteraligneddata&datastrobeinput64msrefreshperiod(4Kcycle)Auto&selfrefreshConcurrentAutoPrechargeMaximumclockfrequencyupto166MHzMaximumdatarateupto333Mbps/pinPowerSavingsupport-PASR(PartialArraySelfRefresh)-AutoTCSR(TemperatureCompensatedSelfRefresh)-DeepPowerDownMode-ProgrammableDriverStrengthControlbyFullStrengthor3/4,1/2,1/4,1/8ofFullStrengthLVCMOScompatibleinputs/outputsCopyright2017IntegratedSiliconSolution,Inc.
Allrightsreserved.
ISSIreservestherighttomakechangestothisspecificationanditsproductsatanytimewithoutnotice.
ISSIassumesnoliabilityarisingoutoftheapplicationoruseofanyinformation,productsorservicesdescribedherein.
Customersareadvisedtoobtainthelatestversionofthisdevicespecificationbeforerelyingonanypublishedinformationandbeforeplacingordersforproducts.
IntegratedSiliconSolution,Inc.
doesnotrecommendtheuseofanyofitsproductsinlifesupportapplicationswherethefailureormalfunctionoftheproductcanreasonablybeexpectedtocausefailureofthelifesupportsystemortosignificantlyaffectitssafetyoreffectiveness.
ProductsarenotauthorizedforuseinsuchapplicationsunlessIntegratedSiliconSolution,Inc.
receiveswrittenassurancetoitssatisfaction,that:a.
)theriskofinjuryordamagehasbeenminimized;b.
)theuserassumeallsuchrisks;andc.
)potentialliabilityofIntegratedSiliconSolution,Incisadequatelyprotectedunderthecircumstances2Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure1:60BallFBGABallAssignmentABCDEFGHJK123456789VSSDQ15VSSQVDDQDQ13DQ14VSSQDQ11DQ12VDDQDQ9DQ10VSSUDMNCCKECK/CKA9NCNCA6A7A8VSSA4A5VDDQDQ0VDDDQ1DQ2VSSQDQ3DQ4VDDQDQ5DQ6VSSQNCLDMVDD/WE/CAS/RAS/CSBANCA10A0A1A2A3VDDVSSQUDQSDQ8DQ7LDQSVDDQ[TopView]3Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DTable2:PinDescriptionsSymbolTypeFunctionDescriptionsCK,/CKInputSystemClockThesystemclockinput.
CKand/CKaredifferentialclockinputs.
AlladdressandcontrolinputsignalsareregisteredonthecrossingoftherisingedgeofCKandfallingedgeof/CK.
InputandoutputdataisreferencedtothecrossingofCKand/CK.
CKEInputClockEnableCKEisclockenablecontrolsinput.
CKEHIGHactivates,andCKELOWdeactivatesinternalclocksignals,anddeviceinputbuffersandoutputdrivers.
CKEissynchronousforallfunctionsexceptforSELFREFRESHEXIT,whichisachievedasynchronously.
/CSInputChipSelect/CSenables(registeredLow)anddisables(registeredHigh)thecommanddecoder.
Allcommandsaremaskedwhen/CSISREGISTEREDhigh.
/CSprovidesforexternalbankselectiononsystemswithmultiplebanks.
/CSisconsideredpartofthecommandcode.
BAInputBankAddressBAdefinestowhichbankanACTIVE,READ,WRITE,orPRECHARGEcommandisbeingapplied.
BAalsodetermineswhichmoderegister(standardmoderegisterorextendedmoderegister)isloadedduringaLOADMODEREGISTERcommand.
A0~A10InputAddressRowAddress:RA0~RA10ColumnAddress:CA0~CA8AutoPrecharge:A10/RAS,/CAS,/WEInputRowAddressStrobe,ColumnAddressStrobe,WriteEnable/RAS,/CASand/WEdefinetheoperation.
Referfunctiontruthtablefordetails.
LDM,UDMInputDataInputMaskDMisaninputmasksignalforwritedata.
InputdataismaskedwhenDMissampledHIGHalongwiththatinputdataduringaWRITEaccess.
DMissampledonbothedgesofDQS.
AlthoughDMballsareinput-only.
DQ0~DQ15In/OutputDataInput/OutputDatainput/outputpin.
LDQS,UDQSIn/OutputDataInput/OutputStrobeOutputwithreaddata,inputwithwritedata.
DQSisedge-alignedwithreaddata,centeredinwritedata.
Datastrobeisusedtocapturedata.
VDDSupplyPowerSupplyPowersupplyVSSSupplyGroundGroundVDDQSupplyDQPowerSupplyPowersupplyforDQVSSQSupplyDQGroundGroundforDQNCNCNoConnectionNoconnection.
4Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure2:FunctionalBlockDiagramExtendedModeRegisterSelfrefreshLogic&timerInternalRowCounterRowPreDecoderColumnPreDecoderColumnAddCounterAddressRegisterModeRegisterDataOutControlBurstCounterAddressBuffersStateMachineRowDecodersRowDecoders1Mx16BANK11Mx16BANK0MemoryCellArrayColumnDecodersWriteDataRegister2-bitPrefetchUnitSenseAMP&I/OGateOutputBuffer&LogicDQ0.
.
.
.
.
.
.
DQ15DataStrobeTransmitterDataStrobeReceiverInputBuffer&Logic||16||||32||DSUDQS,LDQSDSX16X32PASRRowActiveRefreshColumnActiveBankSelectBurstLengthCASLatencyA0A1A10BALDM/UDM/WE/CAS/RAS/CSCKECK/CK5Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure3:SimplifiedStateDiagramPowerOnPrechargeAllBanksMRSEMRSActivePowerDownDeepPowerDownIdleAllBanksPrechargedSelfRefreshAutoRefreshRowActivePrechargePREALLWRITEWRITEAREADREADABurstStopPrechargePowerDownDPDSPowerAppliedDPDSXMRSREFAREFSREFSXACTCKEHCKELPRECKELCKEHWRITEREADBSTPREPREPREWRITEAWRITEREADREADAREADWRITEAREADAAutomaticsequenceACT=ActiveBST=BurstCKEL=EnterPower-DownCKEH=ExitPower-DownDPDS=EnterDeepPower-DownDPDSX=ExitDeepPower-DownEMRS=Ext.
ModeReg.
SetMRS=ModeRegisterSetPRE=PrechargePREALL=PrechargeAllBanksREFA=AutoRefreshREFS=EnterSelfRefreshREFSX=ExitSelfRefreshREAD=Readw/oAutoPrechargeREADA=ReadwithAutoPrechargeWRITE=Writew/oAutoPrechargeWRITEA=WritewithAutoPrecharge6Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DBurstTypeAccesseswithinagivenburstmaybeprogrammedtobeeithersequentialorinterleaved;thisisreferredtoasthebursttypeandisselectedviabitM3.
Theorderingofaccesseswithinaburstisdeterminedbytheburstlength,thebursttypeandthestartingcolumnaddress,asshowninTable3.
M3BurstType0Sequential1InterleaveM6M5M4CASLatency000Reserved001Reserved01020113100Reserved101Reserved110Reserved111ReservedM2M1M0BurstLengthM3=0M3=1000ReservedReserved0012201044011881001616101ReservedReserved110ReservedReserved111ReservedReservedAddressBusA0A1A2A3A4A5A6A7A8A9A10Figure4:ModeRegisterSet(MRS)DefinitionBA1110987654321000000CASLatencyBTBurstLengthNote:M11(BA)mustbesetto"0"toselectModeRegister(vs.
theExtendedModeRegister)ModeRegister(Mx)7Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DTable3:BurstDefinitionBurstLengthStartingColumnAddressOrderofAccesswithinaBurstA3A2A1A0SequentialModeInterleaveMode2xxx00-10-1xxx11-01-04xx000-1-2-30-1-2-3xx011-2-3-01-0-3-2xx102-3-0-12-3-0-1xx113-0-1-23-2-1-08x0000-1-2-3-4-5-6-70-1-2-3-4-5-6-7x0011-2-3-4-5-6-7-01-0-3-2-5-4-7-6x0102-3-4-5-6-7-0-12-3-0-1-6-7-4-5x0113-4-5-6-7-0-1-23-2-1-0-7-6-5-4x1004-5-6-7-0-1-2-34-5-6-7-0-1-2-3x1015-6-7-0-1-2-3-45-4-7-6-1-0-3-2x1106-7-0-1-2-3-4-56-7-4-5-2-3-0-1x1117-0-1-2-3-4-5-67-6-5-4-3-2-1-01600000-1-2-3-4-5-6-7-8-9-10-11-12-13-14-150-1-2-3-4-5-6-7-8-9-10-11-12-13-14-1500011-2-3-4-5-6-7-8-9-10-11-12-13-14-15-01-0-3-2-5-4-7-6-9-8-11-10-13-12-15-1400102-3-4-5-6-7-8-9-10-11-12-13-14-15-0-12-3-0-1-6-7-4-5-10-11-8-9-14-15-12-1300113-4-5-6-7-8-9-10-11-12-13-14-15-0-1-23-2-1-0-7-6-5-4-11-10-9-8-15-14-13-1201004-5-6-7-8-9-10-11-12-13-14-15-0-1-2-34-5-6-7-0-1-2-3-12-13-14-15-8-9-10-1101015-6-7-8-9-10-11-12-13-14-15-0-1-2-3-45-4-7-6-1-0-3-2-13-12-15-14-9-8-11-1001106-7-8-9-10-11-12-13-14-15-0-1-2-3-4-56-7-4-5-2-3-0-1-14-15-12-13-10-11-8-901117-8-9-10-11-12-13-14-15-0-1-2-3-4-5-67-6-5-4-3-2-1-0-15-14-13-12-11-10-9-810008-9-10-11-12-13-14-15-0-1-2-3-4-5-6-78-9-10-11-12-13-14-15-0-1-2-3-4-5-6-710019-10-11-12-13-14-15-0-1-2-3-4-5-6-7-89-8-11-10-13-12-15-14-1-0-3-2-5-4-7-6101010-11-12-13-14-15-0-1-2-3-4-5-6-7-8-910-11-8-9-14-15-12-13-2-3-0-1-6-7-4-5101111-12-13-14-15-0-1-2-3-4-5-6-7-8-9-1011-10-9-8-15-14-13-12-3-2-1-0-7-6-5-4110012-13-14-15-0-1-2-3-4-5-6-7-8-9-10-1112-13-14-15-8-9-10-11-4-5-6-7-0-1-2-3110113-14-15-0-1-2-3-4-5-6-7-8-9-10-11-1213-12-15-14-9-8-11-10-5-4-7-6-1-0-3-2111014-15-0-1-2-3-4-5-6-7-8-9-10-11-12-1314-15-12-13-10-11-8-9-6-7-4-5-2-3-0-1111115-0-1-2-3-4-5-6-7-8-9-10-11-12-13-1415-14-13-12-11-10-9-8-7-6-5-4-3-2-1-0Note:1.
Foraburstlengthoftwo,A1-A8selecttheblockoftwoburst;A0selectsthestartingcolumnwithintheblock.
2.
Foraburstlengthoffour,A2-A8selecttheblockoffourburst;A0-A1selectthestartingcolumnwithintheblock.
3.
Foraburstlengthofeight,A3-A8selecttheblockofeightburst;A0-A2selectthestartingcolumnwithintheblock.
4.
Foraburstlengthofsixteen,A4-A8selecttheblockofeightburst;A0-A3selectthestartingcolumnwithintheblock.
5.
Wheneveraboundaryoftheblockisreachedwithinagivensequenceabove,thefollowingaccesswrapswithintheblock.
8Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure5:ExtendedModeSet(EMRS)RegisterExtendedModeRegister(Ex)AddressBusA0A1A2A3A4A5A6A7A8A9A10BAE2E1E0SelfRefreshCoverage000AllBanks001OneBank(BA=0)010Reserved011Reserved100Reserved101HalfofOneBank(BA=0,RowAddressMSB=0)110QuarterofOneBank(BA=0,RowAddress2MSB=0)111ReservedNote:E11(BA)mustbesetto"1"toselectExtendedModeRegister(vs.
thebaseModeRegister)E7E6E5DriverStrength000FullStrength0011/2Strength0101/4Strength0111/8Strength1003/4Strength101Reserved110Reserved111Reserved111098765432101000DS00PASR9Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DThe32MbMobileDDRSDRAMisahigh-speedCMOS,dynamicrandom-accessmemorycontaining33,554,432bits.
Itisinternallyconfiguredasatwo-bankDRAM.
The32MbMobileDDRSDRAMusesadoubledataratearchitecturetoachievehighspeedoperation.
Thedoubledataratearchitectureisessentiallya2n-prefetcharchitecture,withaninterfacedesignedtotransfertwodatawordsperclockcycleattheI/Oballs,singlereadorwriteaccessforthe32MbMobileDDRSDRAMconsistsofasingle2n-bitwide,one-clock-cycledatatransferattheinternalDRAMcoreandtwocorrespondingn-bitwide,one-half-clock-cycledatatransfersattheI/Opads.
ReadandWriteaccessestotheMobileDDRSDRAMareburstoriented;accessesstartataselectedlocationandcontinueforaprogrammednumberoflocationsinaprogrammedsequence.
AccessesbeginwiththeregistrationofanACTIVEcommand,whichisthenfollowedbyaREADorWRITEcommand.
TheaddressbitsregisteredcoincidentwiththeACTIVEcommandareusedtoselectthebankandrowtobeaccessed(BAselectthebank;A0–A10selecttherow).
TheaddressbitsregisteredcoincidentwiththeREADorWRITEcommandareusedtoselectthestartingcolumnlocationfortheburstaccess.
ItshouldbenotedthattheDLLsignalthatistypicallyusedonstandardDDRdevicesisnotnecessaryontheMobileDDRSDRAM.
Ithasbeenomittedtosavepower.
Priortonormaloperation,theMobileDDRSDRAMmustbepoweredupandinitialized.
Thefollowingsectionsprovidedetailedinformationcoveringdeviceinitialization,registerdefinition,commanddescriptionsanddeviceoperation.
PowerupandInitializationMobileDDRSDRAMmustbepoweredupandinitializedinapredefinedmanner.
PowermustbeappliedtoVDDandVDDQ(simultaneously).
Afterpowerup,aninitialpauseof200usecisrequired.
AndaprechargeallcommandwillbeissuedtotheMobileDDR.
Then,2ormoreAutorefreshcycleswillbeprovided.
AftertheAutorefreshcyclesarecompleted,aModeRegisterSet(MRS)commandwillbeissuedtoprogramthespecificmodeofoperation(CasLatency,Burstlength,etc.
)AndaExtendedModeRegisterSet(EMRS)commandwillbeissuedtoPartialArraySelfRefresh(PASR).
Thefollowingthesecycles,theMobileDDRSDRAMisreadyfornormaloperation.
Toensuredevicefunctionality,thereisapredefinedsequencethatmustoccuratdevicepoweruporifthereisanyinterruptionofdevicepower.
ToproperlyinitializetheMobileDDRSDRAM,thissequencemustbefollowed:1.
Topreventdevicelatch-up,itisrecommendedthecorepower(VDD)andI/Opower(VDDQ)befromthesamepowersourceandbroughtupsimultaneously.
Ifseparatepowersourcesareused,VDDmustleadVDDQ.
2.
OncepowersupplyvoltagesarestableandtheCKEhasbeendrivenHIGH,itissafetoapplytheclock.
3.
Oncetheclockisstable,a200μs(minimum)delayisrequiredbytheMobileDDRSDRAMpriortoapplyinganexecutablecommand.
Duringthistime,NOPorDESELECTcommandsmustbeissuedonthecommandbus.
4.
IssueaPRECHARGEALLcommand.
5.
IssueNOPorDESELECTcommandsforatleasttRPtime.
6.
IssueanAUTOREFRESHcommandfollowedbyNOPorDESELECTcommandsforatleasttRFCtime.
IssueasecondAUTOREFRESHcommandfollowedbyNOPorDESELECTcommandsforatleasttRFCtime.
Aspartoftheindividualizationsequence,twoAUTOREFRESHcommandsmustbeissued.
Typically,bothofthesecommandsareissuedatthisstageasdescribedabove.
7.
UsingtheLOADMODEREGISTERcommand,loadthestandardmoderegisterasdesired.
8.
IssueNOPorDESELECTcommandsforatleasttMRDtime.
9.
UsingtheLOADMODEREGISTERcommand,loadtheextendedmoderegistertothedesiredoperatingmodes.
Notethattheorderinwhichthestandardandextendedmoderegistersareprogrammedisnotcritical.
10.
IssueNOPorDESELECTcommandsforatleasttMRDtime.
11.
TheMobileDDRSDRAMhasbeenproperlyinitializedandisreadytoreceiveanyvalidcommand.
FunctionalDescription10Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DNotes:1.
PCG=PRECHARGEcommand,MRS=LOADMODEREGISTERcommand,AREF=AUTOREFRESHcommand,ACT=ACTIVEcommand,RA=Rowaddress,BA=Bankaddress.
2.
NOPorDESELECTcommandsarerequiredforatleast200μs.
3.
Othervalidcommandsarepossible.
4.
NOPsorDESELECTsarerequiredduringthistime.
Figure6:PowerupsequenceBABA0=HBA0=LAllBanksCLK/CLKCKET0T1Ta0tCLDMA0~A9Tb0Tc0Td0Te0Tf0tCKLVCMOSHIGHLEVELA10BA0DQS,DQHigh-ZT=200stISRACODECODEtIStIHRACODECODEtIStIHtIStIHtRP4tRFC4tRFC4tMRD4tMRD4tIHVDDQVDDACTMRSMRSAREFAREFPCGNOPNOP2NOP3Command1tIStIHLoadStandardModeRegisterLoadExtendedModeRegisterPower-up:VDDandCLKstableDon'tcare11Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DModeRegisterThemoderegisterisusedtodefinethespecificmodeofoperationoftheMobileDDRSDRAM.
Thisdefinitionincludestheselectionofaburstlength,abursttype,aCASlatency.
ThemoderegisterisprogrammedviatheLOADMODEREGISTERcommandandwillretainthestoredinformationuntilprogrammedagain,thedevicegoesintodeeppower-downmode,orthedevicelosespower.
ModeregisterbitsA0-A2specifytheburstlength,A3specifiesthetypeofburst(sequentialorinterleaved),A4-A6specifytheCASlatency,andA7-A10shouldbesettozero.
BAmustsbezerotoaccessthemoderegister.
Themoderegistermustbeloadedwhenallbanksareidle,andthecontrollermustwaitthespecifiedtimebeforeinitiatingthesubsequentoperation.
Violatingeitheroftheserequirementswillresultinunspecifiedoperation.
BurstLengthReadandwriteaccessestotheMobileDDRSDRAMareburstoriented,withtheburstlengthbeingprogrammable,asshowninFigure(ModeRegisterSetDefinition).
TheburstlengthdeterminesthemaximumnumberofcolumnlocationsthatcanbeaccessedforagivenREADorWRITEcommand.
Burstlengthsof2,4,8or16areavailableforboththesequentialandtheinterleavedbursttypes.
Reservedstatesshouldnotbeused,asunknownoperationorincompatibilitywithfutureversionsmayresult.
WhenaREADorWRITEcommandisissued,ablockofcolumnsequaltotheburstlengthiseffectivelyselected.
Allaccessesforthatbursttakeplacewithinthisblock,meaningthattheburstwillwrapwithintheblockifaboundaryisreached.
TheblockisuniquelyselectedbyA1-A8whentheburstlengthissettotwo;byA2-A8whentheburstlengthissettofour;byA3-A8whentheburstlengthissettoeight;andbyA4-A8whentheburstlengthissettosixteen.
Theremaining(leastsignificant)addressbit(s)is(are)usedtoselectthestartinglocationwithintheblock.
TheprogrammedburstlengthappliestobothREADandWRITEbursts.
CASLatencyTheCASlatencyisthedelay,inclockcycles,betweentheregistrationofaREADcommandandtheavailabilityofthefirstbitofoutputdata.
Thelatencycanbesetto2,3clocks,asshowninFigure(StandardModeRegisterDefinition).
ForCL=3,iftheREADcommandisregisteredatclockedgen,thenthedatawillbeavailableat(n+2clocks+tAC).
ForCL=2,iftheREADcommandisregisteredatclockedgen,thenthedatawillbeavailableat(n+1clock+tAC).
Figure7:CASLatency(BL=4)/CKCKCommandT0T1T2T3T1nT2nT3nREADNOPNOPNOPDQSDQtACCL=3DOUTn+1tRPRE2tCKT4T4nNOPtRPSTDOUTnDOUTn+2DOUTn+3Don'tcareDQSDQtACCL=2DOUTn+1tRPRE1tCKtRPSTDOUTnDOUTn+2DOUTn+3LL12Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DExtendedModeRegisterTheExtendedModeRegistercontrolsthefunctionsbeyondthosecontrolledbytheModeRegister.
TheseadditionalfunctionsarespecialfeaturesoftheMobileDDRSDRAM.
TheyincludePartialArraySelfRefresh(PASR),TemperatureCompensatedSelfRefresh(TCSR)andDriverStrength(DS).
TheExtendedModeRegisterisprogrammedviatheModeRegisterSetcommand(BA=1)andretainsthestoredinformationuntilprogrammedagain,thedevicegoesintodeeppower-downmode,orthedevicelosespower.
TheExtendedModeRegistermustbeprogrammedwithA8throughA10setto"0".
TheExtendedModeRegistermustbeloadedwhenallbanksareidleandnoburstsareinprogress,andthecontrollermustwaitthespecifiedtimebeforeinitiatinganysubsequentoperation.
Violatingeitheroftheserequirementsresultsinunspecifiedoperation.
PartialArraySelfRefreshForfurtherpowersavingsduringSELFREFRESH,thePASRfeatureallowsthecontrollertoselecttheamountofmemorythatwillberefreshedduringSELFREFRESH.
Therefreshoptionsareasfollows:Fullarray:banks0,1Halfarray:banks0Quarterarray:halfofbank0Oneeightharray:quarterofbank0WRITEandREADcommandscanstilloccurduringstandardoperation,butonlytheselectedbankswillberefreshedduringSELFREFRESH.
Datainbanksthataredisabledwillbelost.
OutputDriverStrengthBecausetheMobileDDRSDRAMisdesignedforuseinsmallersystemsthataremostlypointtopoint,anoptiontocontrolthedrivestrengthoftheoutputbuffersisavailable.
Drivestrengthshouldbeselectedbasedontheexpectedloadingofthememorybus.
BitsA5,A6,andA7oftheextendedmoderegistercanbeusedtoselectthedriverstrengthoftheDQoutputs.
Therearefourallowablesettingsfortheoutputdrivers.
TemperatureCompensatedSelfRefreshIntheMobileDDRSDRAM,atemperaturesensorisimplementedforautomaticcontroloftheselfrefreshoscillatoronthedevice.
TemperatureCompensatedSelfRefreshallowsthecontrollertoprogramtheRefreshintervalduringSELFREFRESHmode,accordingtothecasetemperatureoftheMobileSDRAMdevice.
ThisallowsgreatpowersavingsduringSELFREFRESHduringmostoperatingtemperatureranges.
OnlyduringextremetemperatureswouldthecontrollerhavetoselectaTCSRlevelthatwillguaranteedataduringSELFREFRESH.
EverycellintheDRAMrequiresrefreshingduetothecapacitorlosingitschargeovertime.
Therefreshrateisdependentontemperature.
Athighertemperaturesacapacitorloseschargequickerthanatlowertemperatures,requiringthecellstoberefreshedmoreoften.
Historically,duringSelfRefresh,therefreshratehasbeensettoaccommodatetheworstcase,orhighesttemperaturerangeexpected.
Thus,duringambienttemperatures,thepowerconsumedduringrefreshwasunnecessarilyhigh,becausetherefreshratewassettoaccommodatethehighertemperatures.
ThistemperaturecompensatedrefreshratewillsavepowerwhentheDRAMisoperatingatnormaltemperatures.
ItisnotsupportedforanytemperaturegradewithTAabove+85oC.
13Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DCommandsThefollowingCOMMANDSTruthTableandDMOperationTruthTableprovidequickreferenceofavailablecommands.
Thisisfollowedbyawrittendescriptionofeachcommand.
DeselectTheDESELECTfunction(/CSHIGH)preventsnewcommandsfrombeingexecutedbytheMobileDDRSDRAM.
TheMobileDDRSDRAMiseffectivelydeselected.
Operationsalreadyinprogressarenotaffected.
NOOperation(NOP)TheNOOPERATION(NOP)commandisusedtoinstructtheselectedDDRSDRAMtoperformaNOP(/CS=LOW,/RAS=/CAS=/WE=HIGH).
Thispreventsunwantedcommandsfrombeingregisteredduringidleorwaitstates.
Operationsalreadyinprogressarenotaffected.
ActiveTheACTIVEcommandisusedtoopen(oractivate)arowinaparticularbankforasubsequentaccess.
ThevalueontheBAinputsselectsthebank,andtheaddressprovidedoninputsA0–A10selectstherow.
Thisrowremainsactive(oropen)foraccessesuntilaPRECHARGEcommandisissuedtothatbank.
APRECHARGEcommandmustbeissuedbeforeopeningadifferentrowinthesamebank.
ReadTheREADcommandisusedtoinitiateaburstreadaccesstoanactiverow.
ThevalueontheBAinputsselectsthebank,andtheaddressprovidedoninputsA0–A8selectsthestartingcolumnlocation.
ThevalueoninputA10determineswhetherornotautoprechargeisused.
Ifautoprechargeisselected,therowbeingaccessedwillbeprechargedattheendoftheREADburst;ifautoprechargeisnotselected,therowwillremainopenforsubsequentaccesses.
WriteTheWRITEcommandisusedtoinitiateaburstwriteaccesstoanactiverow.
ThevalueontheBAinputsselectsthebank,andtheaddressprovidedoninputsA0-A8selectsthestartingcolumnlocation.
ThevalueoninputA10determineswhetherornotautoprechargeisused.
Ifautoprechargeisselected,therowbeingaccessedwillbeprechargedattheendoftheWRITEburst;ifautoprechargeisnotselected,therowwillremainopenforsubsequentaccesses.
InputdataappearingontheDQsiswrittentothememoryarraysubjecttotheDMinputlogiclevelappearingcoincidentwiththedata.
IfagivenDMsignalisregisteredLOW,thecorrespondingdatawillbewrittentomemory;iftheDMsignalisregisteredHIGH,thecorrespondingdatainputswillbeignored,andaWRITEwillnotbeexecutedtothatbyte/columnlocation.
PrechargeThePRECHARGEcommandisusedtodeactivatetheopenrowinaparticularbankortheopenrowinallbanks.
Thebank(s)willbeavailableforasubsequentrowaccessaspecifiedtime(tRP)aftertheprechargecommandisissued.
Exceptinthecaseofconcurrentautoprecharge,whereaREADorWRITEcommandtoadifferentbankisallowedaslongasitdoesnotinterruptthedatatransferinthecurrentbankanddoesnotviolateanyothertimingparameters.
InputA10determineswhetheroneorallbanksaretobeprecharged,andinthecasewhereonlyonebankistobeprecharged,inputsBAselectsthebank.
OtherwiseBAistreatedas"Don'tCare.
"Onceabankhasbeenprecharged,itisintheidlestateandmustbeactivatedpriortoanyREADorWRITEcommandsbeingissuedtothatbank.
APRECHARGEcommandwillbetreatedasaNOPifthereisnoopenrowinthatbank(idlestate),orifthepreviouslyopenrowisalreadyintheprocessofprecharging.
14Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DAutoPrechargeAutoprechargeisafeaturewhichperformsthesameindividual-bankprechargefunctiondescribedabove,butwithoutrequiringanexplicitcommand.
ThisisaccomplishedbyusingA10toenableautoprechargeinconjunctionwithaspecificREADorWRITEcommand.
Aprechargeofthebank/rowthatisaddressedwiththeREADorWRITEcommandisautomaticallyperformeduponcompletionoftheREADorWRITEburst.
AutoprechargeisnonpersistentinthatitiseitherenabledordisabledforeachindividualREADorWRITEcommand.
Thisdevicesupportsconcurrentautoprechargeifthecommandtotheotherbankdoesnotinterruptthedatatransfertothecurrentbank.
Autoprechargeensuresthattheprechargeisinitiatedattheearliestvalidstagewithinaburst.
This"earliestvalidstage"isdeterminedasifanexplicitPRECHARGEcommandwasissuedattheearliestpossibletime,withoutviolatingtRAS(MIN).
Theusermustnotissueanothercommandtothesamebankuntiltheprechargetime(tRP)iscompleted.
BurstTerminateTheBURSTTERMINATEcommandisusedtotruncateREADbursts(withautoprechargedisabled).
ThemostrecentlyregisteredREADcommandpriortotheBURSTTERMINATEcommandwillbetruncated.
TheopenpagewhichtheREADburstwasterminatedfromremainsopen.
AutoRefreshAUTOREFRESHisusedduringnormaloperationoftheMobileDDRSDRAMandisanalogousto/CAS-BEFORE-/RAS(CBR)REFRESHinFPM/EDODRAMs.
Thiscommandisnonpersistent,soitmustbeissuedeachtimearefreshisrequired.
Theaddressingisgeneratedbytheinternalrefreshcontroller.
Thismakestheaddressbitsa"Don'tCare"duringanAUTOREFRESHcommand.
The32MbMobileDDRSDRAMrequiresAUTOREFRESHcyclesatanaverageintervalofTREFI(maximum).
Toallowforimprovedefficiencyinschedulingandswitchingbetweentasks,someflexibilityintheabsoluterefreshintervalisprovided.
AlthoughnotaJEDECrequirement,toprovideforfuturefunctionalityfeatures,CKEmustbeactive(HIGH)duringtheautorefreshperiod.
TheautorefreshperiodbeginswhentheAUTOREFRESHcommandisregisteredandendstRFClater.
SelfRefreshTheSELFREFRESHcommandcanbeusedtoretaindataintheMobileDDRSDRAM,eveniftherestofthesystemispowereddown.
Whenintheselfrefreshmode,theMobileDDRSDRAMretainsdatawithoutexternalclocking.
TheSELFREFRESHcommandisinitiatedlikeanAUTOREFRESHcommandexceptCKEisdisabled(LOW).
AllcommandandaddressinputsignalsexceptCKEare"Don'tCare"duringSELFREFRESH.
DuringSELFREFRESH,thedeviceisrefreshedasidentifiedintheexternalmoderegister(seePASRsetting).
Forathefullarrayrefresh,allfourbanksarerefreshedsimultaneouslywiththerefreshfrequencysetbyaninternalselfrefreshoscillator.
Thisoscillatorchangesduetothetemperaturesensorsinput.
AsthecasetemperatureoftheMobileDDRSDRAMincreases,theoscillationfrequencywillchangetoaccommodatethechangeoftemperature.
ThishappensbecausetheDRAMcapacitorslosechargefasterathighertemperatures.
Toensureefficientpowerdissipationduringselfrefresh,theoscillatorwillchangetorefreshattheslowestratepossibletomaintainthedevicesdata.
TheprocedureforexitingSELFREFRESHrequiresasequenceofcommands.
First,ClockmustbestablepriortoCKEgoingbackHIGH.
OnceCKEisHIGH,theMobileDDRSDRAMmusthaveNOPcommandsissuedfortXSRisrequiredforthecompletionofanyinternalrefreshinprogress.
TheSELFRefreshCommandisnotapplicableforoperationwithTA>85C.
DeepPower-downDeepPowerDownisanoperatingmodetoachievemaximumpowerreductionbyeliminatingthepowerofthewholememoryarrayofthedevices.
DatawillnotberetainedoncethedeviceentersDeepPowerDownMode.
Thismodeisenteredbyhavingallbanksidlethen/CSand/WEheldlowwith/RASand/CASheldhighattherisingedgeoftheclock,whileCKEislow.
ThismodeisexitedbyassertingCKEhigh.
AfterapplyingNOPcommandsfor200s,thePowerUpandInitializationSequencemustbefollowed.
AfterapplyingNOPcommandsfor200MS,thepowerupandInitializationSequencemustbefollowed.
ThismodeisnotapplicableforoperationwithTA>85C.
15Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DNote:1.
Allstatesandsequencesnotshownareillegalorreserved.
2.
DESLECTandNOParefunctionallyinterchangeable.
3.
Autoprechargeisnon-persistent.
A10HighenablesAutoprecharge,whileA10LowdisablesAutoprecharge4.
BurstTerminateappliestoonlyReadburstswithautoprechargedisabled.
ThiscommandisundefinedandshouldnotbeusedforReadwithAutoprechargeenabled,andforWritebursts.
5.
ThiscommandisBURSTTERMINATEifCKEisHighandDEEPPOWERDOWNentryifCKEisLow.
6.
IfA10islow,bankaddressdetermineswhichbankistobeprecharged.
IfA10ishigh,allbanksareprechargedandBAaredon'tcare.
7.
ThiscommandisAUTOREFRESHifCKEisHigh,andSELFREFRESHifCKEislow.
8.
AlladdressinputsandI/Oare''don'tcare''exceptforCKE.
InternalrefreshcounterscontrolBankandRowaddressing.
9.
AllbanksmustbeprechargedbeforeissuinganAUTO-REFRESHorSELFREFRESHcommand.
10.
BAvalueselectbetweenMRSandEMRS.
11.
Usedtomaskwritedata,providedcoincidentwiththecorrespondingdata.
12.
CKEisHIGHforallcommandsshownexceptSELFREFRESHandDEEPPOWER-DOWN.
Function/CS/RAS/CAS/WEBAA10/APADDRNoteDESELECT(NOP)HXXXXXX2NOOPERATION(NOP)LHHHXXX2ACTIVE(SelectBankandactivateRow)LLHHVRowRowREAD(Selectbankandcolumnandstartreadburst)LHLHVLColREADwithAP(ReadBurstwithAutorecharge)LHLHVHCol3WRITE(Selectbankandcolumnandstartwriteburst)LHLLVLColWRITEwithAP(WriteBurstwithAutorecharge)LHLLVHCol3BURSTTERMINATEorenterDEEPPOWERDOWNLHHLXXX4,5PRECHARGE(DeactivateRowinselectedbank)LLHLVLX6PRECHARGEALL(Deactivaterowsinallbanks)LLHLXHX6AUTOREFRESHorenterSELFREFRESHLLLHXXX7,8,9MODEREGISTERSETLLLLVOp_Code10FunctionDMDQNoteWriteEnableLValid11WriteInhibitHX11Table5:DMTruthTableTable4:CommandTruthTable16Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DNote:1.
CKEnisthelogicstateofCKEatclockedgen;CKEn-1wasthestateofCKEatthepreviousclockedge.
2.
CurrentstateisthestateofMobileDDRimmediatelypriortoclockedgen.
3.
COMMANDnisthecommandregisteredatclockedgen,andACTIONnistheresultofCOMMANDn.
4.
Allstatesandsequencesnotshownareillegalorreserved.
5.
DESELECTandNOParefunctionallyinterchangeable.
6.
PowerDownexittime(tXP)shouldelapsebeforeacommandotherthanNOPorDESELECTisissued.
7.
SELFREFRESHexittime(tXSR)shouldelapsebeforeacommandotherthanNOPorDESELECTisissued.
8.
TheDeepPower-DownexitproceduremustbefollowedasdiscussedintheDeepPower-DownsectionoftheFunctionalDescription.
9.
TheclockmusttoggleatleastonetimeduringthetXPperiod.
10.
TheclockmusttoggleatleastonceduringthetXSRtime.
SeetheotherTruthTablesHHEnterDeepPowerDownBURSTTERMINATEAllBanksIdleLHSelfRefreshEntryAUTOREFRESHAllBanksIdleLH5ActivePowerDownEntryNOPorDESELECTBank(s)ActiveLH5PrechargePowerDownentryNOPorDESELECTAllBanksIdleLH5,8ExitDeepPowerDownNOPorDESELECTDeepPowerDownHL5,7,10ExitSelfRefreshNOPorDESELECTSelfRefreshHL5,6,9ExitPowerDownNOPorDESELECTPowerDownHLMaintainDeepPowerDownXDeepPowerDownLLMaintainSelfRefreshXSelfRefreshLLMaintainPowerDownXPowerDownLLNoteACTIONnCOMMANDnCurrentStateCKEnCKEn-1Table6:CKETruthTable17Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DNote:1.
ThetableapplieswhenbothCKEn-1andCKEnareHIGH,andaftertXSRortXPhasbeenmetifthepreviousstatewasSelfRefreshorPowerDown.
2.
DESELECTandNOParefunctionallyinterchangeable.
3.
Allstatesandsequencesnotshownareillegalorreserved.
4.
Thiscommandmayormaynotbebankspecific.
Ifallbanksarebeingprecharged,theymustbeinavalidstateforprecharging.
5.
AcommandotherthanNOPshouldnotbeissuedtothesamebankwhileaREADorWRITEBurstwithautoprechargeisenabled.
6.
ThenewReadorWritecommandcouldbeautoprechargeenabledorautoprechargedisabled.
7.
CurrentStateDefinitions:Idle:Thebankhasbeenprecharged,andtRPhasbeenmet.
RowActive:Arowinthebankhasbeenactivated,andtRCDhasbeenmet.
Nodatabursts/accessesandnoregisteraccessesareinprogress.
Read:AREADbursthasbeeninitiated,withAUTOPRECHARGEdisabled,andhasnotyetterminatedorbeenterminated.
Write:aWRITEbursthasbeeninitiated,withAUTOPRECHARGEdisabled,andhasnotyetterminatedorbeenterminated.
8.
Thefollowingstatesmustnotbeinterruptedbyacommandissuedtothesamebank.
DESELECTorNOPcommandsorallowablecommandstotheotherbankshouldbeissuedonanyclockedgeoccurringduringthesestates.
AllowablecommandstotheotherbankaredeterminedbyitscurrentstateandTruthTable3,andaccordingtoTruthTable4.
Precharging:StartswiththeregistrationofaPRECHARGEcommandandendswhentRPismet.
OncetRPismet,thebankwillbeintheidlestate.
RowActivating:StartswithregistrationofanACTIVEcommandandendswhentRCDismet.
OncetRCDismet,thebankwillbeinthe''rowactive''state.
ReadwithAPEnabled:StartswiththeregistrationoftheREADcommandwithAUTOPRECHARGEenabledandendswhentRPhasbeenmet.
OncetRPhasbeenmet,thebankwillbeintheidlestate.
WritewithAPEnabled:StartswithregistrationofaWRITEcommandwithAUTOPRECHARGEenabledandendswhentRPhasbeenmet.
OncetRPismet,thebankwillbeintheidlestate.
Table7:CurrentStateBANKnTruthTable(COMMANDTOBANKn)CurrentStateCommandActionNote/CS/RAS/CAS/WEDescriptionAnyHXXXDESELECT(NOP)ContinuepreviousOperationLHHHNOPContinuepreviousOperationIdleLLHHACTIVESelectandactivaterowLLLHAUTOREFRESHAutorefresh10LLLLMODEREGISTERSETModeregisterset10LLHHPRECHARGENoactionifbankisidleRowActiveLHLHREADSelectColumn&startreadburstLHLLWRITESelectColumn&startwriteburstLLHLPRECHARGEDeactivateRowinbank(orbanks)4Read(withoutAutorecharge)LHLHREADTruncateRead&startnewReadburst5,6LHLLWRITETruncateRead&startnewWriteburst5,6,13LLHLPRECHARGETruncateRead,startPrechargeLHHLBURSTTERMINATEBurstterminate11Write(withoutAutoprecharge)LHLHREADTruncateWrite&startnewReadburst5,6,12LHLLWRITETruncateWrite&startnewWriteburst5,6LLHLPRECHARGETruncateWrite,startPrecharge1218Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200D9.
Thefollowingstatesmustnotbeinterruptedbyanyexecutablecommand;DESELECTorNOPcommandsmustbeappliedtoeachpositiveclockedgeduringthesestates.
Refreshing:StartswithregistrationofanAUTOREFRESHcommandandendswhentRFCismet.
OncetRFCismet,theMobileDDRwillbeinan''allbanksidle''state.
AccessingModeRegister:StartswithregistrationofaMODEREGISTERSETcommandandendswhentMRDhasbeenmet.
OncetMRDismet,theMobileDDRwillbeinan''allbanksidle''state.
PrechargingAll:StartswiththeregistrationofaPRECHARGEALLcommandandendswhentRPismet.
OncetRPismet,thebankwillbeintheidlestate.
10.
Notbank-specific;requiresthatallbanksareidleandnoburstsareinprogress.
11.
Notbank-specific.
BURSTTERMINATEaffectsthemostrecentREADburst,regardlessofbank.
12.
RequiresappropriateDMmasking.
13.
AWRITEcommandmaybeappliedafterthecompletionoftheREADburst;otherwise,aBurstterminatemustbeusedtoendtheREADpriortoassertingaWRITEcommand.
19Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DTable8:CurrentStateBANKnTruthTable(COMMANDTOBANKm)CurrentStateCommandActionNote/CS/RAS/CAS/WEDescriptionAnyHXXXDESELECT(NOP)ContinuepreviousOperationLHHHNOPContinuepreviousOperationIdleXXXXANYAnycommandallowedtobankmRowActivating,Active,orPrechargingLLHHACTIVEActivateRowLHLHREADStartREADburst8LHLLWRITEStartWRITEburst8LLHLPRECHARGEPrechargeReadwithAutoPrechargedisabledLLHHACTIVEActivateRowLHLHREADStateREADburst8LHLLWRITEStartWRITEburst8,10LLHLPRECHARGEPrechargeWritewithAutoprechargedisabledLLHHACTIVEActivateRowLHLHREADStartREADburst8,9LHLLWRITEStartWRITEburst8LLHLPRECHARGEPrechargeReadwithAutoPrechargeLLHHACTIVEActivateRowLHLHREADStartREADburst5,8LHLLWRITEStartWRITEburst5,8,10LLHLPRECHARGEPrechargeWritewithAutoprechargeLLHHACTIVEActivateRowLHLHREADStartREADburst5,8LHLLWRITEStartWRITEburst5,8LLHLPRECHARGEPrecharge20Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DNote:1.
ThetableapplieswhenbothCKEn-1andCKEnareHIGH,andaftertXSRortXPhasbeenmetifthepreviousstatewasSelfRefreshorPowerDown.
2.
DESELECTandNOParefunctionallyinterchangeable.
3.
Allstatesandsequencesnotshownareillegalorreserved.
4.
CurrentStateDefinitions:Idle:Thebankhasbeenprecharged,andtRPhasbeenmet.
RowActive:Arowinthebankhasbeenactivated,andtRCDhasbeenmet.
Nodatabursts/accessesandnoregisteraccessesareinprogress.
Read:AREADbursthasbeeninitiated,withAUTOPRECHARGEdisabled,andhasnotyetterminatedorbeenterminated.
Write:aWRITEbursthasbeeninitiated,withAUTOPRECHARGEdisabled,andhasnotyetterminatedorbeenterminated.
5.
ReadwithAPenabledandWritewithAPenabled:ThereadwithAutoprechargeenabledorWritewithAutoprechargeenabledstatescanbebrokenintotwoparts:theaccessperiodandtheprechargeperiod.
ForReadwithAP,theprechargeperiodisdefinedasifthesameburstwasexecutedwithAutoPrechargedisabledandthenfollowedwiththeearliestpossiblePRECHARGEcommandthatstillaccessesallthedataintheburst.
ForWritewithAutoprecharge,theprechargeperiodbeginswhentWRends,withtWRmeasuredasifAutoPrechargewasdisabled.
Theaccessperiodstartswithregistrationofthecommandandendswheretheprechargeperiod(ortRP)begins.
Duringtheprechargeperiod,oftheReadwithAutoprechargeenabledorWritewithAutoprechargeenabledstates,ACTIVE,PRECHARGE,READ,andWRITEcommandstotheotherbankmaybeapplied;duringtheaccessperiod,onlyACTIVEandPRECHARGEcommandstotheotherbanksmaybeapplied.
Ineithercase,allotherrelatedlimitationsapply(e.
g.
contentionbetweenREADdataandWRITEdatamustbeavoided).
6.
AUTOREFRESH,SELFREFRESH,andMODEREGISTERSETcommandsmayonlybeissuedwhenallbankareidle.
7.
ABURSTTERMINATEcommandcannotbeissuedtoanotherbank;Itappliestothebankrepresentedbythecurrentstateonly.
8.
READsorWRITEslistedintheCommandcolumnincludeREADsandWRITEswithAUTOPRECHARGEenabledandREADsandWRITEswithAUTOPRECHARGEdisabled.
9.
RequiresappropriateDMmasking.
10.
AWRITEcommandmaybeappliedafterthecompletionofdataoutput,otherwiseaBURSTTERMINATEcommandmustbeissuedtoendtheREADpriortoassertingaWRITEcommand.
21Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DTable9:AbsoluteMaximumRatingParameterSymbolRatingUnitStorageTemperatureTSTG-55~150CVoltageonAnyPinrelativetoVSSVIN,VOUT-0.
3~2.
7VVoltageonVDDrelativetoVSSVDD,VDDQ-0.
3~2.
7VShortCircuitOutputCurrentIOS50mAPowerDissipationPD0.
7WNote:Stressesgreaterthanthoselistedunder"AbsoluteMaximumRatings"maycausepermanentdamagetothedevice.
Thisisastressratingonly,andfunctionaloperationofthedeviceattheseoranyotherconditionsabovethoseindicatedintheoperationalsectionsofthisspecificationisnotimplied.
Exposuretoabsolutemaximumratingconditionsforextendedperiodsmayaffectreliability.
Table10:OperatingTemperatureParameterSymbolMinTypMaxUnitNotePowerSupplyVoltageVDD1.
71.
81.
95VPowerSupplyVoltageVDDQ1.
71.
81.
95V2InputHighVoltageVIH(DC)0.
7xVDDQVDDQ+0.
3VInputLowVoltageVIL(DC)-0.
30.
3xVDDQVInputDifferentialVoltage,forCK,/CKinputsVID(DC)0.
4xVDDQVDDQ+0.
6V3OutputHighVoltageVOH(DC)0.
9xVDDQ-VIOH=-0.
1mAOutputLowVoltageVOL(DC)-0.
1xVDDQVIOL=0.
1mAInputLeakageCurrentILI-22uAOutputLeakageCurrentILO-55uAInputHighVoltage,allinputsVIH(AC)0.
8xVDDQVDDQ+0.
3VInputLowVoltage,allinputsVIL(AC)-0.
30.
2xVDDQVInputDifferentialVoltage,forCK,/CKinputsVID(AC)0.
6xVDDQVDDQ+0.
6V3InputDifferentialCrosspointVoltageforCKand/CKinputsVIX(AC)0.
4xVDDQ0.
6xVDDQV4Table11:AC/DCOperatingConditions(1)Notes:1.
AllVoltagesarereferencedtoVSS=0V2.
VDDandVDDQmusttrackeachother,andVDDQmustnotexceedthelevelofVDD.
3.
ThemagnitudeofdifferencebetweeninputlevelonCKandinputlevelon/CK.
4.
ThevalueofVIXisexpectedtoequal0.
5*VDDQofthetransmittingdeviceandmusttrackvariationsintheDClevelofthesame.
ParameterSymbolRatingUnitAmbientTemperature(Automotive,A2)TA-40~105CAmbientTemperature(Automotive,A1)-40~85AmbientTemperature(Industrial)-40~85AmbientTemperature(Commercial)0~7022Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DTable13:ACOperatingTestConditionParameterSymbolValueUnitACInputHigh/LowLevelVoltageVIH/VIL0.
8xVDDQ/0.
2xVDDQVInputTimingMeasurementReferenceLevelVoltageVTRIP0.
5xVDDQVInputRise/FallTimetR/tF1/1nsOutputTimingMeasurementReferenceLevelVoltageVOUTREF0.
5xVDDQVOutputLoadCapacitanceforAccessTimeMeasurementCL20pFFigure9:OutputloadcircuitTable12:Capacitance(TA=25C,f=1MHz,VDD=1.
8V)ParameterPinSymbolMinMaxUnitInputCapacitanceCK,/CKCI11.
53.
5pFA0~A10,BA,CKE,/CS,/RAS,/CAS,/WECI21.
53.
0pFLDM,UDMCI324.
5pFData&DQSInput/OutputCapacitanceDQ0~DQ15,LDQS,UDQSCIO24.
5pFTable14:ACOvershoot/UndershootSpecificationParameterSpecificationMaximumPeakAmplitudeallowedforOvershootArea0.
9VMaximumPeakAmplitudeallowedforUndershootArea0.
9VMaximumOvershootAreaaboveVDD/VDDQ3V-nsMaximumUndershootAreabelowVSS/VSSQ3V-nsFigure10:ACOvershoot/UndershootDefinitionMaximumAmplitudeVDD/VDDQVSS/VSSQVoltage[V]MaximumAmplitudeTime[ns]OvershootAreaUndershootAreaOutput10.
6K13.
9KVDDQ20pFOutput20pF50VTT=0.
5xVDDQZ0=50DCOutputLoadCircuitACOutputLoadCircuit23Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DTable15:DCCharacteristic(DCoperatingconditionsunlessotherwisenoted)Note:1.
Measuredwithoutputsopen2.
Refreshperiodis64ms,applicableforTA85C,andthesevaluesmustbefurtherconstrainedwithTREFmaxof32ms,andTREFImaxof7.
8s.
Inputsetup/holdslewrate[V/ns]tDS/tIS[ps]tDH/tIH[ps]1.
0000.
5+150+150CK,/CKsetup/holdslewrate[V/ns]tDS/tIS[ps]tDH/tIH[ps]1.
00026Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DTimingDiagramBank/rowActivationTheActivecommandisusedtoactivatearowinparticularbankforasubsequentReadorWriteaccess.
ThevalueoftheBAinputsselectsthebank,andtheaddressprovidedonA0-A10(orthehighestaddressbit)selectstherow.
BeforeanyREADorWRITEcommandscanbeissuedtoabankwithintheMobileDDRSDRAM,arowinthatbankmustbeopened.
ThisisaccomplishedviatheACTIVEcommand,whichselectsboththebankandtherowtobeactivated.
TherowremainsactiveuntilaPRECHARGE(orREADwithAUTOPRECHARGEorWRITEwithAUTOPRECHARGE)commandisissuedtothebank.
APRECHARGE(orREADwithAUTOPRECHARGEorWRITEwithAUTOPRECHARGE)commandmustbeissuedbeforeopeningadifferentrowinthesamebank.
Figure11:tRCD,tRRD,tRCOncearowisOpen(withanACTIVEcommand)aREADorWRITEcommandmaybeissuedtothatrow,subjecttothetRCDspecification.
tRCD(min)shouldbedividedbytheclockperiodandroundeduptothenextwholenumbertodeterminetheearliestclockedgeaftertheACTIVEcommandonwhichaREADorWRITEcommandcanbeentered.
AsubsequentACTIVEcommandtoadifferentrowinthesamebankcanonlybeissuedafterthepreviousactiverowhasbeenclosed(precharge).
TheminimumtimeintervalbetweensuccessiveACTIVEcommandstothesamebankisdefinedbytRC.
AsubsequentACTIVEcommandtoanotherbankcanbeissuedwhilethefirstbankisbeingaccessed,whichresultsinareductionoftotalrow-accessoverhead.
TheminimumtimeintervalbetweensuccessiveACTIVEcommandstodifferentbanksisdefinedbytRRD.
Figure10:ActivecommandNotes:1.
RA:Rowaddress2.
BA:BankaddressCLK/CLKCKE/CS/RAS/CAS/WERABAA0~A10BA0Don'tcareRD/WTwithAPACTNOPNOPNOPBankaROWACTNOP/CLKCLKCommandT0T1T2T3A0-A10BACOLBankaT4Ta0Ta1tRCDDon'tcareROWBankbtRRDBankaROWACTtRCTa2tCHtCLtIStIHtCK27Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DReadTheREADcommandisusedtoinitiateaBurstReadtoanactiverow.
ThevalueofBAselectsthebankandaddressinputsselectthestartingcolumnlocation.
ThevalueofA10determineswhetherornotauto-prechargeisused.
Ifauto-prechargeisselected,therowbeingaccessedwillbeprechargedattheendofthereadburst;ifautoprechargeisnotselected,therowwillremainopenforsubsequentaccess.
Thevaliddata-outelementswillbeavailableCASlatencyaftertheREADcommandisissued.
TheMobileDDRdrivestheDQSduringreadoperations.
TheinitiallowstateoftheDQSisknownasthereadpreambleandthelastdata-outelementiscoincidentwiththereadpostamble.
DQSisedge-alignedwithreaddata.
Uponcompletionofaburst,assumingnonewREADcommandshavebeeninitiated,theI/O'swillgohigh-Z.
Figure12:ReadcommandNotes:1.
CA:Columnaddress2.
BA:Bankaddress3.
A10=High:EnableAutoprechargeA10=Low:DisableAutoprechargeFigure13:ReadDataouttiming(BL=4)Notes:1.
BL=42.
ShownwithnominaltAC,tDQSCKandtDQSQCLK/CLKCKE/CS/RAS/CAS/WECAA0~A8A10BABA0Don'tcareBankaCOLn/CLKCLKCommandT0T1T2T3T1nT2nT3nREADNOPNOPNOPDQSDQCL=3DOUTn+1tRPRET4T4nNOPtRPSTDOUTnDOUTn+2DOUTn+3Don'tcareAddresstACtDQSCKtQHtLZtHZtDQSQDQSDQCL=2DOUTn+1DOUTnDOUTn+2DOUTn+3tRPREtACtRPST28Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure14:ConsecutiveReadbursts(BL=4)Figure15:Non-ConsecutiveReadbursts(BL=4)Notes:1.
Doutnorm=Data-OutfromColumnnorm2.
BL=4,8,16(if4,theburstsareconcatenated;If8or16,thesecondburstinterruptsthefirst)3.
ShownwithnominaltAC,tDQSCKandtDQSQNotes:1.
Doutnorm=Data-OutfromColumnnorm2.
BL=4,8,16(if4,theburstsareconcatenated;If8or16,thesecondburstinterruptsthefirst)3.
ShownwithnominaltAC,tDQSCKandtDQSQDOUTmBankaCOLmBankaCOLnNOPREADNOPNOPNOPREADT0T1T2T3AddressT4T5/CLKCLKDQCL=3CommandDQSDon'tcareDOUTn+1DOUTnDOUTn+2DOUTn+3DOUTm+1BankaCOLmBankaCOLnNOPREADNOPNOPNOPREADT0T1T2T3AddressT4T5/CLKCLKDQCL=3CommandDQSDon'tcareDOUTn+1DOUTnDOUTn+2DOUTn+3CL=3NOPDOUTmDOUTm+129Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure17:ReadBurstterminate(BL=4,8or16)TruncatedReadsDatafromanyREADburstmaybetruncatedwithaBURSTTERMINATEcommand,asshowninFigure16.
TheBURSTTERMINATElatencyisequaltotheREAD(CAS)latency,i.
e.
,theBURSTTERMINATEcommandshouldbeissuedxcyclesaftertheREADcommand,wherexequalsthenumberofdesireddataelementpairs(pairsarerequiredbythe2n-prefetcharchitecture).
DatafromanyREADburstmustbecompletedortruncatedbeforeasubsequentWRITEcommandcanbeissued.
Iftruncationisnecessary,theBURSTTERMINATEcommandmustbeused.
AREADburstmaybefollowedby,ortruncatedwith,aPRECHARGEcommandtothesamebankprovidedthatautoprechargewasnotactivated.
ThePRECHARGEcommandshouldbeissuedxcyclesaftertheREADcommand,wherexequalsthenumberofdesireddataelementpairs(pairsarerequiredbythen-prefetcharchitecture).
ThisisshowninFigure(READtoPRECHARGE).
FollowingthePRECHARGEcommand,asubsequentcommandtothesamebankcannotbeissueduntiltRPismet.
Figure16:RandomReadaccessNotes:1.
Doutnorm,p,q=Data-OutfromColumnnorm,p,q2.
BL=2,4,8,16(if4,8or16,thefollowingburstinterruptstheprevious)3.
ReadsaretoanActiverowinanybank.
4.
ShownwithnominaltAC,tDQSCKandtDQSQNotes:1.
Doutn=Data-OutfromColumnn2.
CKE=high3.
ShownwithnominaltAC,tDQSCKandtDQSQBankaCOLmBankaCOLpDOUTpBankaCOLqBankaCOLnREADREADREADNOPNOPREADT0T1T2T3AddressT4T5/CLKCLKDQCL=3CommandDQSDon'tcareDOUTn+1DOUTnDOUTmDOUTm+1NOPDOUTqDOUTq+1DOUTp+1BankaCOLnNOPREADBSTNOPNOPT0T1T2T3AddressT4/CLKCLKDQCL=3CommandDQSDon'tcareDOUTn+1DOUTn30Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure19:ReadtoPrecharge(BL=4)Figure18:Readtowriteterminate(BL=4,8or16)Notes:1.
Doutn=Data-OutfromColumnn,Dinm=Data-InfromColumnm.
2.
CKE=high3.
ShownwithnominaltAC,tDQSCKandtDQSQNotes:1.
Doutn=Data-OutfromColumnn.
2.
ReadtoPrechargeequals2tCK,whichallows2datapairsofData-Out.
3.
ShownwithnominaltAC,tDQSCKandtDQSQBankaCOLmNOPBankaCOLnNOPREADBSTWRITENOPT0T1T2T3AddressT4/CLKCLKDQCL=3CommandDQSDon'tcareDOUTn+1DOUTntDQSS(NOM)DINmDINm+1T5Banka(a,orall)BankaCOLnPCGREADNOPACTNOPNOPT0T1T2T3ADDRESST4T5/CLKCLKDQCL=3CommandDQSBankaRowtRPDon'tcareDOUTn+1DOUTnDOUTn+2DOUTn+331Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure21:WriteBurst(BL=4)WriteTheWRITEcommandisusedtoinitiateaBurstWriteaccesstoanactiverow.
ThevalueofBAselectsthebankandaddressinputsselectthestartingcolumnlocation.
ThevalueofA10determineswhetherornotautoprechargeisused.
Ifautoprechargeisselected,therowbeingaccessedwillbeprechargedattheendofthewriteburst.
Ifautoprechargeisnotselected,therowwillremainopenforsubsequentaccess.
Inputdataappearingonthedatabus,iswrittentothememoryarraysubjecttotheDMinputlogiclevelappearingcoincidentwiththedata.
IfagivenDMsignalisregisteredlow,thecorrespondingdatawillbewrittentothememory.
iftheDMsignalisregisteredhigh,thecorrespondingdata-inputswillbeignored,andawritewillnotbeexecutedtothatbyte/columnlocation.
ThememorycontrollerdrivestheDQSduringwriteoperations.
TheinitiallowstateoftheDQSisknownasthewritepreambleandthelowstatefollowingthelastdata-inelementiswritepostamble.
Uponcompletionofaburst,assumingnonewcommandshavebeeninitiated,theI/O'swillstayhigh-Zandanyadditionalinputdatawillbeignored.
Figure20:WritecommandNotes:1.
CA:Columnaddress2.
BA:Bankaddress3.
A10=High:EnableAutoprechargeA10=Low:DisableAutoprechargeNotes:1.
Dinn=Data-InfromColumnn.
CLK/CLKCKE/CS/RAS/CAS/WECAA0~A8A10BABADon'tcareBankaCOLmBankaCOLnWRITENOPWRITE/CLKCLKT0T1T2T3T1nT2nDQtDQSStWPSTDon'tcareDQStWPREStWPREtDHtDSDMDINnDINn+1DINn+2DINn+3AddressCommandtDQSH32Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure22:ConsecutiveWritetowrite(BL=4)Figure23:Non-ConsecutiveWritetowrite(BL=4)Notes:1.
Dinn=Data-InfromColumnn.
2.
EachWritecommandmaybetoanybanks.
Notes:1.
Dinn=Data-InfromColumnn.
2.
EachWritecommandmaybetoanybanks.
WRITEWRITENOPNOPNOPNOPBankaCOLnDINmBankaCOLmT0T1T2T3AddressT4T5/CLKCLKDQSDQtDQSS(NOM)CommandDMDINnDINn+1DINn+2DINn+3DINm+1DINm+2DINm+3Don'tcareNOPWRITENOPNOPWRITENOPBankaCOLnDINmT0T1T2T3AddressT4T5/CLKCLKDQSDQtDQSS(NOM)CommandDMDINnDINn+1DINn+2DINn+3DINm+1DINm+2DINm+3Don'tcareBankaCOLmtDQSS(NOM)NOP33Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure24:RandomWritetowriteFigure25:WritetoRead(Uninterrupting)Notes:1.
Dinn,p,m,q=Data-InfromColumnn,p,m,q.
2.
EachWritecommandmaybetoanybanks.
Notes:1.
Dinn=Data-InfromColumnn,Doutm=Data-OutfromColumnm.
2.
tWTRisreferencedfromthefirstpositiveCKedgeafterthelastdata-inpair.
3.
ReadandWritecommandcanbedirectedtodifferentbanks,inwhichcasetWTRisnotrequiredandtheReadcommandcouldbeappliedealier.
DINq+1BankaCOLqBankaCOLpWRITEWRITEWRITEWRITENOPBankaCOLnDINmBankaCOLmT0T1T2T3AddressT4/CLKCLKDQSDQtDQSS(NOM)CommandDMDINnDINn+1DINpDINp+1DINm+1DINqDon'tcareNOPWRITEBankaCOLmNOPNOPREADNOPBankaCOLnT0T1T2T3AddressT4T5/CLKCLKDQSDQtDQSS(NOM)CommandDMDINnDINn+1DINn+2DINn+3Don'tcareCL=3NOPNOPDOUTm+1DOUTmtWTRDOUTm+2T6T734Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure26:WritetoRead(Interrupting)Figure27:WritetoRead(OddnumberofdataInterrupting)Notes:1.
Dinn=Data-InfromColumnn,Doutm=Data-OutfromColumnm.
2.
tWTRisreferencedfromthefirstpositiveCKedgeafterthelastdata-inpair.
Notes:1.
Dinn=Data-InfromColumnn,Doutm=Data-OutfromColumnm.
2.
tWTRisreferencedfromthefirstpositiveCKedgeafterthelastdata-inpair.
WRITENOPT6T7NOPNOPREADNOPBankaCOLnT0T1T2T3AddressT4T5/CLKCLKDQSDQtDQSS(NOM)CommandDMDINnDINn+1Don'tcareBankaCOLmCL=3NOPNOPDOUTm+1DOUTmDOUTm+2DOUTm+3tWTRT6T7T0T1T2T3T4T5DQSDQtDQSS(NOM)DMDINnDon'tcareCL=3DOUTm+1DOUTmDOUTm+2DOUTm+3tWTRWRITENOPNOPNOPREADNOPBankaCOLnAddress/CLKCLKCommandBankaCOLmNOPNOP35Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure28:WritetoPrecharge(Uninterrupting)Figure29:WritetoPrecharge(Interrupting)Notes:1.
Dinn=Data-InfromColumnn.
2.
tWRisreferencedfromthefirstpositiveCKedgeafterthelastdata-inpair.
3.
ReadandWritecommandcanbedirectedtodifferentbanks,inwhichcasetWRisnotrequiredandtheReadcommandcouldbeappliedealier.
Notes:1.
Dinn=Data-InfromColumnn.
2.
tWRisreferencedfromthefirstpositiveCKedgeafterthelastdata-inpair.
3.
ReadandWritecommandcanbedirectedtodifferentbanks,inwhichcasetWRisnotrequiredandtheReadcommandcouldbeappliedealier.
PCGNOPWRITENOPNOPNOPBankaCOLnT0T1T2T3AddressT4T5/CLKCLKDQSDQtDQSS(NOM)CommandDMDINnDINn+1DINn+2DINn+3Don'tcaretWRNOPWRITENOPNOPPCGNOPBankaCOLnT0T1T2T3AddressT4T5/CLKCLKDQSDQtDQSS(NOM)CommandDMDINnDINn+1tWRDon'tcare36Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure30:WritetoPrecharge(OddnumberofdataInterrupting)Notes:1.
Dinn=Data-InfromColumnn.
2.
tWRisreferencedfromthefirstpositiveCKedgeafterthelastdata-inpair.
3.
ReadandWritecommandcanbedirectedtodifferentbanks,inwhichcasetWRisnotrequiredandtheReadcommandcouldbeappliedealier.
Don'tcareNOPWRITENOPNOPPCGNOPBankaCOLnT0T1T2T3AddressT4T5/CLKCLKDQSDQtDQSS(NOM)CommandDMDINntWR37Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DPrechargeThePrechargecommandisusedtodeactivatetheopenrowinaparticularbankortheopenrowinallbanks.
Thebankswillbeavailableforsubsequentrowaccesssomespecifiedtime(tRP)afterthePrechargecommandissued.
InputA10determineswhetheroneorallbanksaretobeprecharged.
Inthecasewhereonlyonebankistobeprecharged(A10=Low),inputsBAselectthebanks.
Whenallbanksaretobeprecharged(A10=High),inputsBAaretreatedasa"Don'tCare".
Onceabankhasbeenprecharged,itisintheidlestateandmustbeactivedpriortoanyReadorWritecommandsbeingissuedtothatbank.
Figure31:PrechargecommandNotes:1.
BA:BankaddressModeRegisterThemoderegistercontainsthespecificmodeofoperationoftheMobileDDRSDRAM.
Thisregisterincludestheselectionofaburstlength(2,4,8,16),acaslatency(2,3),abursttype.
Themoderegistersetmustbedonebeforeanyactivatecommandafterthepowerupsequence.
Anycontentsofthemoderegisterbealteredbyre-programmingthemoderegisterthroughtheexecutionofmoderegistersetcommand.
tCK2CKmin012345678/CLKCLK910CMDtRPPrechargeAllBankModeResisterSetCommand(any)Figure32:ModeResisterSetCLK/CLKCKE/CS/RAS/CAS/WEBAA10BADon'tcare38Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure34:SelfrefreshSelfrefreshThisstateretainsdataintheMobileDDR,eveniftherestofthesystemispowereddown(evenwithoutexternalclocking).
NoterefreshintervaltimingwhileinSelfRefreshmodeisscheduledinternallyintheMobileDDRandmayvaryandmaynotmeettREFItime.
"Don'tCare"exceptCKE,whichmustremainlow.
AninternalrefreshcycleisscheduledonSelfRefreshentry.
TheprocedureforexitingSelfRefreshmoderequiresaseriesofcommands.
FirstclockmustbestablebeforeCKEgoinghigh.
NOPcommandsshouldbeissuedforthedurationoftherefreshexittime(tXSR),becausetimeisrequiredforthecompletionofanyinternalrefreshinprogress.
TheuseofSELFREFRESHmodeintroducesthepossibilitythataninternallytimedeventcanbemissedwhenCKEisraisedforexitfromselfrefreshmode.
Figure33:AutorefreshAutorefreshTheAutorefreshcommandisusedduringnormaloperationoftheMobileDDR.
Itisnonpersistent,somustbeissuedeachtimearefreshisrequired.
Therefreshaddressingisgeneratedbytheinternalrefreshcontroller.
TheMobileDDRrequiresAUTOREFRESHcommandsatanaverageperiodicintervaloftREFI.
Toallowforimprovedefficiencyinschedulingandswitchingbetweentasks,someflexibilityintheabsoluterefreshintervalisprovided.
AmaximumofeightAUTOREFRESHcommandscanbepostedtoanygivenMobileDDR,andthemaximumabsoluteintervalbetweenanyAUTOREFRESHcommandandthenextAUTOREFRESHcommandis8*tREFI.
AREFNOPNOPNOPAREFPCGNOP/CLKCLKCKET0CommandT1T3tCHtCLDQS,DQ,DMTb0tIStIHA10tCKT2T4Ta0tRPDon'tcareVALIDA0~A9,A11AllBanksOneBankBABA0,BA1ACTNOPTb0RATa2BARANOPVALIDtRFCtRFCtIStIHVALIDNOPAREFNOP/CLKCLKCKET0CommandT1Ta0DQS,DQ,DMTb0tIStIHTa1tRPDon'tcareAddresstXSRtIStIHtIStISVALIDSelf-refreshmodeentrySelf-refreshmodeexit39Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DFigure35:Powerdown(ActiveorPrecharge)Figure36:DeepPowerdownPowerdownPowerdownoccursifCKEissetlowcoincidentwithDeviceDeselectorNOPcommandandwhennoaccessesareinprogress.
Ifpowerdownoccurswhenallbanksareidle,itisPrechargePowerDown.
IfPowerdownoccurswhenoneormorebanksareActive,itisreferredtoasActivepowerdown.
Thedevicecannotstayinthismodeforlongerthantherefreshrequirementsofthedevice,withoutlosingdata.
ThepowerdownstateisexitedbysettingCKEhighwhileissuingaDeviceDeselectorNOPcommand.
AvalidcommandcanbeissuedaftertXP.
DeepPowerdownTheDeepPower-Down(DPD)modeenablesverylowstandbycurrents.
AllinternalvoltagegeneratorsinsidetheMobileDDRarestoppedandallmemorydataislostinthismode.
AlltheinformationintheModeRegisterandtheExtendedModeRegisterislost.
NextFigure,DEEPPOWER-DOWNCOMMANDshowstheDEEPPOWER-DOWNcommandAllbanksmustbeinidlestatewithnoactivityonthedatabuspriortoenteringtheDPDmode.
Whileinthisstate,CKEmustbeheldinaconstantlowstate.
ToexittheDPDmode,CKEistakenhighaftertheclockisstableandNOPcommandmustbemaintainedforatleast200us.
VALIDNOPNOPVALID/CLKCLKCKET0CommandT1Ta0tCHtCLDQS,DQ,DMtIStIHVALIDAddresstCKVALIDtIStIStIHtIStIHT2Ta1Tb0MustnotexceedrefreshdevicelimitsDon'tcarePower-downmodeentryPower-downmodeexittXPVALIDNOPNOPDPDNOP/CLKCLKCKET0CommandT1Ta0DQS,DQ,DMTb0AddresstCKEVALIDtIST2Ta1Ta2Don'tcareDeepPower-downmodeentryDeepPower-downmodeexitT=200us40Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DClockStopModeClockstopmodeisafeaturesupportedbyMobileDDRSDRAMdevices.
Itreducesclock-relatedpowerconsumptionduringidleperiodsofthedevice.
Conditions:theMobileDDRSDRAMsupportsclockstopincase:Thelastaccesscommand(ACTIVE,READ,WRITE,PRECHARGE,AUTOREFRESHorMODEREGISTERSET)hasexecutedtocompletion,includinganydata-outduringreadbursts;thenumberofrequiredclockpulsesperaccesscommanddependsonthedevice'sACtimingparametersandtheclockfrequency;Therelatedtimingcondition(tRCD,tWR,tRP,tRFC,tMRD)hasbeenmet;CKEisheldHIGH.
Whenallconditionshavebeenmet,thedeviceiseitherin''idle''or''rowactive''state,andclockstopmodemaybeenteredwithCKheldLOWand/CKheldHIGH.
Clockstopmodeisexitedwhentheclockisrestarted.
NOPscommandhavetobeissuedforatleastoneclockcyclebeforethenextaccesscommandmaybeapplied.
Additionalclockpulsesmightberequireddependingonthesystemcharacteristics.
Figure37illustratestheclockstopmode:Initiallythedeviceisinclockstopmode;TheclockisrestartedwiththerisingedgeofT0andaNOPonthecommandinputs;WithT1avalidaccesscommandislatched;thiscommandisfollowedbyNOPcommandsinordertoallowforclockstopassoonasthisaccesscommandhascompleted;TnisthelastclockpulserequiredbytheaccesscommandlatchedwithT1.
ThetimingconditionofthisaccesscommandismetwiththecompletionofTn;thereforeTnisthelastclockpulserequiredbythiscommandandtheclockisthenstopped.
Figure37:ClockStopModeDQ,DQS(High–Z)ExitClockStopModeEnterClockStopModeVailCommandCKET0T1T2Tn/CLKCLKADDTimingConditionCMDClockstoppedDon'tCareNOPCMDNOPNOPNOPValideHigh41Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200DConfigurationFrequency(MHz)Speed(ns)OrderPartNo.
Package2Mx161666IS43LR16200D-6BL60-ballBGA,Lead-freeOrderingInformation–VDD=1.
8VCommercialRange:(0oCto+70oC)IndustrialRange:(-40oCto+85oC)Note:The-6speedoptionsupports-75timingspecifications.
Automotive(A1)Range:(-40oCto+85oC)Automotive(A2)Range:(-40oCto+105oC)ConfigurationFrequency(MHz)Speed(ns)OrderPartNo.
Package2Mx161666IS43LR16200D-6BLI60-ballBGA,Lead-freeConfigurationFrequency(MHz)Speed(ns)OrderPartNo.
Package2Mx161666IS46LR16200D-6BLA160-ballBGA,Lead-freeConfigurationFrequency(MHz)Speed(ns)OrderPartNo.
Package2Mx161666IS46LR16200D-6BLA260-ballBGA,Lead-free42Rev.
B|03/27/2017www.
issi.
com-dram@issi.
comIS43/46LR16200D